SYSMAC Programmable Controller

C500

OPERATION MANUAL

OMRON

Preface

The Omron C500 PC offers an effective way to automate many types of processes such as manufacturing, assembly, and packaging, to save time and money. The PC is fully equipped with facilities such as programming instructions and data areas, to control these processes directly, or remotely. Distributed control systems can be designed to allow centralized monitoring and supervision of several separate controlled systems. Monitoring and supervising can also be done through a host computer, connecting the controlled system to the data bank. Thus, it is possible to to have adjustments in system operation made automatically to compensate for requirement changes.

This manual describes the characteristics and abilities of the PC, as well as the aspects of operation and preparation that demand attention. Before attempting to operate the PC, thoroughly familiarize yourself with the information contained herein.

© Omron, 1988

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, mechanical, electronic, photocopying, or otherwise, without the prior written permission of Omron.

No patent liability is assumed with respect to the use of the information contained herein. Moreover, because Omron is constantly striving to improve its high-quality products, the information contained in this manual is subject to change without notice. Every precaution has been taken in the preparation of this manual.

Nevertheless, Omron assumes no responsibility for errors or omissions. Neither is any liability assumed for damages resulting from the use of the information contained in this publication.

Corrections Insert

Manual:

SYSMAC Programmable Controller C500 Operation Manual

Catalog No.:

W131-E1-1

Corrected Catalog No.: W131-E1-1A

Date:

April 1995

This corrections insert lists corrections made to this manual since it was printed. Only corrections that affect the proper and efficient operation of the device are listed; minor changes, such as those in spelling and syntax, have been omitted.

Please mark your manuals so that the corrections are noted on the pages concerned, and then securely add any required pages from the Corrections Insert to the rear of the manual.

• Page20

Add the following subsection.

Battery-free Operation

Operation without a battery is possible by placing the user program and I/O table data on PROM. Note the following precautions before attempting battery-free operation.

Data will be handled as described below when operating without a battery or with a discharged battery.

- HR area, T/C area (present values), and DM area value will not be preserved during power interruptions.
- SR area data will not be stable during power interruptions.

To prevent problems that can occur in the above data, write the following instructions into the beginning of the user program to clear the load-off control (SR 6015) and the data retention flag (SR 6012).



Address	Instruction	Operands
0000	LD	6115
0001	TCMP(85)	
		#6FFF
		60
	`	60

Use the following procedure to write the PROM.

- 1, 2, 3...
- 1. Write the user program to a RAM Memory Unit.
- 2. Register the I/O table using the procedure on page 28.
- 3. Transfer the I/O table using the procedure on page 33. You can specify during the transfer procedure not to detect low battery voltage as an error.
- Transfer the contents of the RAM to PROM using a PROM writer.

Pages 83 and 86

Add the following note.

Note HR, T/C, and DM area data is backed up during power interruptions via the battery in the CPU. If this battery is missing or the voltage is low, HR, T/C, and DM area data may be lost during power interruptions.

Corrections Insert: W131-E1-1A

Page 184

Add the following information.

FAL numbers are recorded in memory as they occur. The contents of the three FAL numbers in memory is as follows:

1st FAL number: First FAL number to be generated.

2nd FAL number: Smallest FAL number of all FAL numbers that have

been generated larger than the first FAL number.

3rd FAL number: Smallest FAL number of all FAL numbers that have .

been generated smaller than the first FAL number.

Page 189

Add the following note.

Note If the Intelligent I/O Unit is busy when WRIT (87) is executed, execution will not be carried out until the next scan when the Unit is not busy. Use a self-holding bit to ensure that the execution condition for WRIT (87) remains ON until it is executed.

Page 192 ⁷

Add the following note.

Note If the read data is not ready or the Intelligent I/O Unit is busy when READ (88) is executed, execution will not be carried out until at least the next scan. Use a self-holding bit to ensure that the execution condition for READ (88) remains ON until it is executed.

Pages 222 and 223

Add the following error to the end of the table. All columns not given below are blank (----) in the table and have been omitted here.

ltem	Error display	Main cause of error	Corrections
Contradictory mode settings		switch is not set for the host	Set the Programming Console switch for the host link and then input the password.

Page 229

Add the following CPU Backplane Power Supply to the table.

Name	Remarks		Model
CPU Backplane Power Supply	24 VDC	Output: 7 A at 5 VDC	C500-PS213-E

Page 237

Correct the model number of the Peripheral Interface Unit to C200H-IP006.

Delete all of the GPC models except for the 3G2C5-GPC03-E.

• Page 237 and 239

Add the following information on the most current Support Software (programming software).

LSS

The most current versions of the LSS are the C500-SF711-EV3 (2D 5" disks)

and the C500-SF312-EV3 (2HD 3.5" disks).

SSS


The most advanced Support Software offered by OMRON is the SYSMAC Support Software (SSS: C500-ZL3AT-E, 2HD 3.5" disks). The SSS runs on an IBM PC/AT or compatible and supports both C-series PCs and CVM1 PC.

TABLE OF CONTENTS

SECTION 1		
	<u>ng</u>	
	Relay Circuits: The Roots of PC Logic	
1-2	Basic Programming Steps	
	1-2-1 Assessing the Control Task	
	1-2-2 Drawing the Ladder Diagram	4
	1-2-3 Converting the Ladder Diagram into Mnemonic Code	4
1-3	Basic Programming Instructions	
,	(LD, OUT, AND, OR, NOT, and END)	6
	1-3-1 AND LD and OR LD	6
1-4	Programming Techniques	10
	1-4-1 Program Organization	
	1-4-2 Programming Examples,	13
SECTION 2		
	<u>ole</u>	21
2-1	The Programming Console ,,,,,,,,	21
	2-1-1 The Keyboard	22
	2-1-2 The Mode Switch	23
	2-1-3 The Display Message Switch	24
2-2	Preparation for Programming	25
	2-2-1 Entering the Password	25
	2-2-2 Clear Memory	26
	2-2-3 Registering the VO Table	28
	2-2-4 Verilying the I/O Table	29
	2-2-5 Reading the I/O Table	30
	2-2-6 Transferring the I/O Table	33
2-3	Programming Operations	35
	2-3-1 Setting a Program Address	
	2-3-2 Program Read	
	2-3-3 Instruction Search	
	2-3-4 Bit Search	
	2-3-5 Instruction Insert	
	2-3-6 Instruction Delete	
	2-3-7 Program Check	
	2-3-8 Scan Time Read	
	2-3-9 Error Message Read	
2-4	Monitor Operations	
	2-4-1 General Status Monitoring	
	2-4-2 Displaying a Single Channel in Binary	

T.	2-5 Data Modification Operations	55
	2-5-1 Force Set/Reset	
	2-5-2 PV Change 1	57
	2-5-3 PV Change 2	
	2-5-4 Timer/Counter SV Change 1	60
	2-6 Cassette Tape Operations	61
	2-6-1 Saving a Program to Tape	
	2-6-2 Restoring Program Data	
	2-6-3 Verifying Program Data	
		•
		1
SECTION 3		
I/O Assignments and Da	<u>ta Areas</u>	69
	3-1 Overview	69
	3-2 I/O and Internal Relay Area - IR	71
	3-3 Special Relay Area - SR	76
	3-3-1 Data Retention Flag	77
	3-3-2 Load Off Control	77
	3-3-3 FAL Number Output Area	77
	3-3-4 Battery Alarm Flag	78
	3-3-5 Scan Time Error Flag	
	3-3-6 I/O Verification Error Flag	78
	3-3-7 First Scan Flag	
	3-3-8 Instruction Execution Error Flag, ER	
	3-3-9 Arithmetic Operation Flags	
	3-3-10 Clock Pulses	
	3-3-11 Special I/O Flags	
	- PC Link I/O Error Flags	
	- PC Link Restart Flags	
	- Remote I/O Error Flag	
	- SYSNET Error and Run Flags	
	- Host Link Error Flags	
	- Host Link Restart Flags	
	3-4 Holding Relay Area - HR	!
	3-5 Temporary Relay Area - TR	
	3-6 Link Relay Area - LR	
	3-7 Timer/Counter Area - TC	
	3-8 Data Memory Area - DM	
	3-9 Program Memory - UM	
	3-9 Flogram Memory - OW	
SECTION 4		
Programming Instruction	<u>ns</u>	89
	4-1 Overview	
	4-1 Overview	90
·	4-2 Basic Instructions	90
	4-2-1 LD, OUT, AND, OH, NOT, and END	

L



	4-8-5 BCD Subt	raat	SUB(31)	164
	4-8-6 BCD Multi		MUL(32):	
	4-8-7 BCD Divid		DIV(33)	
	4-8-8 Floating P		FDIV(79)	
	4-8-9 Square Ro		ROOT(72)	
	4-9-1 Compleme		COM(29)	
	4-9-2 Logical At		ANDW(34)	
	4-9-3 Logical O		ORW(35)	
	4-9-4 Exclusive		XORW(36)	
	4-9-5 Exclusive		XNRW(37)	
			VIULA1(21)	'
	4-10 Special instruction		FAL(06)	103
		arm ailure Alarm	FALS(07)	19/
•	4-10-2 Set Watch		WDT(94)	
	4-10-3 I/O Refres	-	IORF(97)	
	4-11-1 Intelligent		WRIT(87)	
	4-11-2 Intelligent		READ(88)	
	-		NEAD(00)	
	4-12-313NET IIISIIOC		SEND(90)	
	4-12-2 Receive		RECV(98)	
		PMET Cond and E	Receive Operations	
SECTION 5	<u>. </u>		·	000
Scan Time and I/O I	Response Time			
	5-1 Scan Time and S	ystem Reliability		203
	•			
	5-2-1 When Onl	ly I/O Units Are Us	sed	206
			Units, Host Link Units,	
	and PC Li	nk Units Are Use	d ,	208
	" '' '			
	5-4 I/O Response Tin	ne		213
SECTION 6	l Troubloobooting			215
<u>Error wiessages and</u>	! Troubleshooting			
X.	- '		ssages	
	•		***************************************	
	- -		······	
	•		***************************************	
	6-6 Troubleshooting.		***************************************	40

APPENDICES	***************************************	229
A		
В	Programming Console Operations	241
C		
D	Inspection	
	•	
INDEX		261

SECTION 1

Introduction to Programming

1-1 Relay Circuits: The Roots of PC Logic

This chapter introduces the major steps involved in programming. If you are confident with relay ladder diagrams, you may skip over 1-3 Basic Programming Instructions and 1-4 Programming Techniques.

If you're an old hand at relay-based control systems, you'll find a lot that's familiar in the way the Programmable Controller (PC) works. This is because the circuits and internal logic of the PC take the place of the relays, timers, counters, and other formerly discrete devices. The actual operation of the machinery takes place as if those discrete devices were still in place, but with a great deal more flexibility and reliability.

Even though there aren't any actual discrete devices within the PC, the symbols and other control concepts used to describe their operation are still used. These are the basis of the relay ladder diagram programming method. This chapter has been written on the assumption that you are familiar with relay ladder diagrams.

Relay Terminology vs. PC Terminology

The terminology used throughout this manual is slightly different from relay terminology, but the concepts are the same. In fact the data areas are even named with relay terminology. Refer to Section 3 for details on the name and purpose of each area.

The following shows the relationship between the relay terminology you may be used to and the PC terminology used for Omron PCs.

Relay	PC
contact	input
coil	output
relay	bit

In other words, the inputs and outputs referred to in regard to programming are the bits referred to in regard to data areas. This is the same as a relay coil being an output, and the same relay's contacts being inputs (switches) for other devices. (Note that where the word "point" occurs, it refers to an actual point on a Unit attached to the PC.)

1-2 Basic Programming Steps

To create a PC control program, follow these basic steps:

- 1. Determine what the controlled system must do and in what order.
- 2. Assign input and output devices to PC I/O bits. That is, designate the external devices that will send signals to and receive signals from the PC.
- Using relay ladder symbols, draw a diagram to represent the sequence of required operations and their inter-relationships.
- If a Programming Console is used, code the ladder symbols into a list of mnemonic instructions so that the program can be input to the CPU.
- 5. Transfer these written instructions to the CPU via the Programming Console, the GPC, FIT, or from a host computer using LSS. (Refer to Appendix A for a brief explanation of these terms.)
- Check for program errors.
- 7. Correct the errors by changing the program.
- 8. Execute the program and test it for execution errors.
- 9. Correct the execution errors by changing the program.

The remainder of Section 1 will focus on Steps 1 through 4.

1-2-1 Assessing the Control Task

Assessing the control task is, of course, a highly important part of setting up a PC controlled system. The PC's flexibility allows a wide latitude in what operations can be controlled, and in how they can be controlled.

To apply the PC to a control task, first determine the system requirements.


Input/Output Regulrements

The first thing that must be assessed is the number of input and output points that your system will require. This is done by identifying each device that is to send an input signal to the PC or which is to receive an output signal from the PC. Each input or output point must then be assigned an I/O bit.

Keep in mind that the number of I/O bits available depends on the PC system configuration. (See 3-2 I/O and Internal Relay Area for more details.)

Sequence, Timing, and Relationship Assessment

Next, determine the sequence in which control operations are to occur, and the relative timing of the operations. Identify the physical relationships between the controlled devices as well as the kinds of responses that should occur between them.



Each of the related tasks must be similarly determined, from the beginning of the controlled operation to the end.

Having made this assessment, you will be ready to go to step 2 of programming—assigning the input/output devices to I/O bits.

Input/Ouptut Assignments

The PC uses the concept of I/O channels. An I/O channel consists of 16 bits.

The four-digit number used to identify an I/O bit, also known as the address of the bit, can be broken down into two parts. The leftmost two digits identify the channel, and the rightmost two digits identify the bit within the channel. See the discussion on addressing conventions in 3-1 I/O Assignments and Data Areas.

Assigning Non-I/O IR Bits

Bits that are <u>not</u> used to directly send or receive signals to or from external devices function like the internal relays used in a relay control panel. They are used as data process areas in controlling other bits, timers, and counters. Assign these "internal relays" or work bits when you assign I/O bits during Step 2.

Assigning Numbers to Timers and Counters

Identify timers and counters with a number that ranges from 000 to 127. When assigning timer and counter numbers, be careful not to use the same timer/counter number for another timer/counter. For example, there cannot be a Timer 001 and a Counter 001.

When you're finished assigning the I/O bits, work bits, and timers/counters, proceed to the next step - drawing the ladder diagram.

1-2-2

Drawing the Ladder Diagram

Once you have determined which devices are to be controlled, how they relate to each other, and the sequence (or timing) at which the controlled tasks must take place, write a ladder diagram.

In the ladder diagram, use the four-digit addresses that you assigned to the I/O bits and work bits, as well as the three-digit numbers you gave to the timers and counters. You'll also use relay symbols such as the following.

Relay ladder term: normally open contact

PC term: (normally open) input

Relay ladder term: normally closed contact

PC term: (normally closed) input

Relay ladder term; coil

PC term; output

When you have finished writing your ladder diagram, the next step is to encode the diagram into a language that the PC can understand.

1-2-3 Converting the Ladder Diagram Into Mnemonic Code


If you are using a Graphic Programming Console, LSS, or FIT (See Appendix A), you can directly program the PC in ladder diagram logic. However, if you are using the Programming Console, you must convert the ladder diagram into mnemonic code. Mnemonic code consists of addresses, instructions, and data.

"Addresses" in this context refer to program addresses - locations in the PC's program memory where instructions and data are stored. Instructions tell the PC what to do using the operand data that follows each instruction. Each instruction is a step in the program, and address numbers provide a way to reference steps.

When programming, the addresses will automatically be displayed and do not have to be set unless for some reason a different location is desired for the program.

For example, let's consider a mini-program that ANDs two inputs.

Here's the ladder diagram for this.



Address	Instruction	Data
0000	ΓD	0005
0001	AND	0006
0002	OUT	0205
0003	END (01)	_

First, indicate the beginning of the program with LD. In our ladder diagram, the bus bar represents LD. Thus, this instruction is always used when the logic line starts from the bus bar.

Because the first input in the AND circuit must be stored as the data for LD, we write this down in the "data" column on our sheet. In our example, this data is 0005.

The next element of the ladder diagram is AND. The data for AND is the number assigned to the second input, in this case 0006. On our sheet we write this next to AND.

Next, we need OUT to output the result of the AND'd inputs in our circuit. We write this instruction and designate the output to which we want this signal sent. We've chosen this to be 0205 and have written that as the next entry on the sheet. Any I/O bit used with OUT must correspond to an I/O Unit mounted to the PC.

Finally, we program END to tell the PC that the program is over.

1-3 Basic Programming Instructions (LD, OUT, AND, OR, NOT, and END)

Except for END, each of these indispensable instructions has a corresponding key on the Programming Console. To enter LD, OUT, AND, OR, or NOT, simply press the appropriate key. END is programmed by pressing the FUN, 0, and 1 keys.

LD and OUT

LD starts each logic line or block. When a logic line starts with an NO (normally open) input, use LD. Use OUT for outputs.

AND

This is used to serially connect two or more inputs.

QR

This is used to connect two or more inputs in parallel.

NOT


This inverts its input; often used to form an NC (normally closed) input or output. NOT can be used with LD, OUT, AND, or OR. (NOT is also used when programming differentiated instructions. Refer to Section 4-1-1.)

END

This indicates the end of the program. If you forget to include END, the program will not execute and the error message "NO END INST" will be displayed on the LCD of the Programming Console.

1-3-1 AND LD and OR LD

AND LD connects two blocks in series. In other words, AND LD logically ANDs two blocks. There is no limit to the number of blocks that can be connected together in series with AND LDs.



Address	Instruction	Data
0000	LD .	0000
0001	OR	0001
0002	LD	0002
0003	OR NOT	0003
0004	AND LD	


Key Sequence







The second LD is for the first input in the second block. The AND LD connects these two blocks in series. There are two ways to connect blocks in series.



Coding Method #1

Address	Instruction	Data
0000	LD	0000
0001	OR NOT	0001
0002	LD NOT	0002
0003	OR	0003
0004	AND LD	<u> </u>
0005	LD	0004
0006	OR	0005
0007	AND LD	<u> </u>
	:	:
0014	OUT	0500


Coding Method #2

Address	Instruction	Data
0000	L D	0000
0001	OR NOT	0001
0002	LD NOT	0002
0003	OR	0003
0004	LD	0004
0005	OR	0005
	:	:
0011	AND LD	-
0012	AND LD	
	:	:
0014	OUT	0500

Using the first coding method, the number of AND LDs is unlimited. When AND LDs are used as in method 2, though, the total number of the LD and LD NOTs before the AND LDs must be eight or less. Therefore, if nine or more are required, use the first coding method.

OR LD

OR LD connects two blocks in parallel. In other words, OR LD logically ORs two blocks. There is no limit to the number of blocks that can be connected together in parallel with OR LDs.



Address	Instruction	Data
0000	LD	0000
0001	AND NOT	0001
0002	LD	0002
0003	AND	0003
0004	OR LD	
0005	OUT	0201


Key Sequence







The second LD is for the first input in the second block. The OR LD connects these two blocks in parallel. As in the case of AND LD, there are two ways for this to be done.



Coding Method #1

Address	Instruction	Data
0000	LD	0000
0001	AND NOT	0001
0002	LD NOT	0002
0003	AND NOT	0003
0004	OR LD	_
0005	LD	0004
0006	AND	0005
0007	OR LD	
	:	:
0012	OUT	0501

Coding Method #2


Address	Instruction	Data
0000	ĻD	0000
0001	AND NOT	0001
0002	LD NOT	0002
0003	AND NOT	0003
0004	LD	0004
0005	AND	0005
	- :	*
0013	OR LD	<u>-</u>
0014	ÖR LD	
	į :	: :
0019	OUT	0501


Again, the same restriction applies as in the case of AND LD. Using the first coding method, the number of OR LDs is unlimited, but when OR LDs are used as in method 2, the total number of the LD and LD NOTs before the OR LDs must be eight or less. Therefore, if nine or more are required, use the first coding method.

1-4 Programming Techniques

The number of inputs in series or parallel is unlimited. Therefore, use as many inputs as required to configure a clear circuit. Note that any inputs on bridging lines cannot be programmed and therefore must be eliminated.

The bridge circuit (1) shown below, for example, should be replaced with the second circuit (2).







Since the number of times I/O bits, work bits, and timers/counters can be used as inputs is not limited, use them as many times as required to simplify your program. Often, complicated programs are the result of attempts to reduce the number of times a bit is used as an input.

Signals always flow from the left bus bar to the right, and the program is always scanned from the top to the bottom.

A logic line cannot start with an output. Use a normally ON SR bit if it is necessary to have an output always ON.



Each logic line starting from the left bus bar must end with an OUT, a timer/counter, or an instruction. The line cannot end with an input. Unlike the actual circuit diagram, the right bus bar need not be written into the ladder diagram.




Since the timers/counters must be assigned numbers from a range of 000 to 127, a convenient way to make this assignment is to begin at one end of the range for timers and the other end for counters. This helps to prevent use of the same number for both a timer and a counter.


Timers/counters cannot directly produce an external output signal but must be programmed to an output with OUT.

The same bit number cannot be assigned as an output more than once. However, an output bit can be later used as an input as many times as desired.


The program is executed from the first program address to the first END. This feature can be used for test runs: divide the program into several blocks by inserting ENDs, then execute the program on a block-by-block basis. When the first block has been checked for correct execution, delete the first END. Continue this process until the program has been completely tested.




1-4-1
Program Organization



To organize the code for the circuit shown above (1) Divide the circuit into small blocks ([a] to [f]).



(2) Program each block from top to bottom, then from left to right.




-Mnemonic Code

	Address	instruction	Data
[a]	0000	LD	0000
	0001	AND	0001
[b]	0002	LD	1000
	0003	AND	1001
	0004	OR LD	_
[c]	0005	OR	0500
[d]	0006	AND	0002
	0007	AND NOT	0003
[e]	8000	LD	0004
	0009	AND	0005
[f]	0010	OR	0006
	0011	AND LD	
· [0012	OUT	0500

1-4-2 Programming Examples

(1) Parallel-Series Circult


To program a parallel-series circuit, simply program the parallel circuit blocks first, and then the series circuit blocks. In the following example, first program block a, then block b.



Address	Instruction	Data
0000	רם	0000
0001	AND	0001
0002	OR	0200
0003	AND	0002
0004	AND NOT	0003
0005	OUT	0200


Series-Parallel Circuit

To program a series-parallel circuit, divide the circuit Into the series circuit blocks and parallel circuit blocks. Program each block and then combine the blocks into one circuit. In the following example, divide the circuit into blocks a and b, and program each block. Then combine blocks a and b with AND LD.



Instruction	Data
LD	0000
AND NOT	0001
LD.	0002
AND	0003
OR	0201
OR	0004
AND LD	
OUT	0201
	AND NOT LD AND OR OR AND LD

The parallel circuit block of the series-parallel circuit shown below can also be divided into two branches. In this case, program block a, and then blocks b1 and b2 in this order. Then combine blocks b1 and b2 with OR LD. Finally, combine block a and block b with AND LD.




Address	Instruction	Data
0000	LD NOT	0000
0001	AND	0001
0002	LD	0002
0003	AND NOT	0003
0004	LD NOT	0004
0005	AND	0202
0006	OR LD	_
0007	AND LD	
0008	OUT	0202

Connecting Parallel Circuits in Series

To program two or more parallel circuit blocks in series, first divide the entire circuit into the parallel circuit blocks. Then subdivide each parallel circuit block into the individual blocks. Program each of the parallel circuit blocks, and then combine them in series.


In the following example, program block a1, and then block a2. Then combine both blocks with OR LD. In the same manner, program blocks b1 and b2, and combine them. Finally, combine the two parallel circuit blocks with AND LD.



Address	Instruction	Data
0000	LD	0000
0001	AND NOT	0001
0002	LD NOT	0002
0003	AND	. 0003
0004	OR LD	
0005	LD	0004
0006	AND	0005
0007	LD	0006
8000	AND	0007
0009	OR LD	<u> </u>
0010	AND LD	
0011	OUT	0203

A series of blocks are programmed in the same way. That is, $a \rightarrow b \rightarrow (a \cdot b) \rightarrow c \rightarrow (a \cdot b \cdot c) \rightarrow d \cdots$

Complicated Circuits-A



Address	Instruction	Data
0000	LD	0000
0001	ΓĐ	0001
0002	LD	0002
0003	AND	0003
0004	OR LD	_
0005	AND LD	_
0006	LD	0004
0007	AND	0005
8000	OR LD	_
0009	ß	0006
0010	AND	0007
0011	OR LD	_
0012	OUT	0204

The circuit below

```
0002 0003
```


can be thought of as:

or as:

```
0002 0003 0000
```


A complicated circuit can often be simplified by rewriting.






Address	Instruction	Data
0000	ΓD	0000
0001	LD NOT	0001
0002	AND	0002
0003	LD	0003
0004	AND NOT	0004
0005	LD	0005
0006	LD	0006
0007	AND NOT	0007
8000	OR LD	
0009	AND LD	-
0010	OR LD	
0011	AND LD	
0012	OUT	0205

The circuit above can be rewritten as:




Complicated Circuits-C




Address	Instruction	Dat	a
0000	LD		0000
0001	OR		0001
0002	OR		0002
0003	OR	HR	0000
0004	AND NOT		0003
0005	OUT	HR	0000
0006	TIM		001
	-	#	0100
0007	AND	ΤIM	001
8000	OUT		0206

Note: A bit in the Holding Relay (HR) area retains its status when a power failure occurs.


Problem Circuits to be Avoided




The circuit on the left requires one more program step (an OR LD) than the circuit on the right. By rewriting this code, scan time is saved and program memory space is used more efficiently.




The circuit on the left requires an extra Temporary Relay Area (TR) bit and one more program step (LD) than the circuit on the right. Again, by rewriting this code, scan time is saved and program memory space is used more efficiently.



Output 0210 in the circuit on the left cannot be turned ON because of the order in which the PC executes the instructions. By rewriting this code, output 0210 can be turned ON.



In a circuit with a branch like the one on the left where another input is included, either a TR bit must be used or the circuit must be rewritten as shown on the right.



The circuit on the left cannot be programmed. In order to make the signals flow in the directions indicated by the dotted lines, rewrite the circuit as shown on the right.



SECTION 2

Using the Programming Console

This section focuses on how to use the Programming Console to prepare the system for programming, to enter program data, and to monitor system operations and program execution. If you are not using a Programming Console, you can skip this section.

Note: Any of the Programming Console operations described in this section can be cancelled at any time by pressing the CLR key. In some cases, the CLR key may need to be pressed 2 or 3 times.

2-1 The Programming Console

The Programming Console is the most commonly used programming device for the C500 PC. It is a compact device that is available either as a hand-held model or for direct mounting to the PC.

Ladder logic program instructions cannot be directly input through the Programming Console. There are, however, other programming devices available as listed in Appendix A.

Refer to each programming device Operation Manual for details about its operations.

2-1-1

The Keyboard

The keyboard of the Programming Console is functionally divided by key color into the following four areas:

White Numeric Keys

These ten keys are used to input numeric program data such as program addresses, input/output bit numbers and values, and timer/counter numbers and values.

The numeric keys are also used in combination with the function key (FUN) for entering instructions with function codes.

Red CLR Key

This key clears the display and cancels current Programming Console operations. It is also used when you key in the password at the beginning of programming operations.

Yellow Operation Keys

These yellow keys are used for writing and correcting programs. Detailed explanations of their functions are given later in this section.

Gray Instruction Keys

Except for the SHIFT key on the upper right, these gray keys are the ones you'll use to insert instructions into your program. The SHIFT key is similar to the shift key of a typewriter, and is used to obtain the second function of those keys that have two functions.

The remaining gray keys have mnemonic names. The functions of these keys are described below.



Used to select and enter instructions with function codes. To enter an instruction with function code, press the FUN key and then the appropriate numerical value. Instructions and their function codes are listed in Appendix C.



Enters a shift register instruction.




Inverts the instruction before it. Often used to form a normally closed input or output.



Enters a logical AND instruction.



Enters a logical OR instruction.



CH Used to specify a channel.

Used to specify the DM area.

 DM

CONT

Used to search for a bit.

2-1-2 The Mode Switch

To select one of three operating modes — RUN, MONITOR, or PROGRAM — use the mode switch.

In RUN mode, programs are executed. When the PC is switched into this mode, it begins controlling equipment according to the program instructions written in its program memory.

Note: Do not leave the Programming Console connected to the PC by an extension cable when in RUN mode.

MONITOR mode allows you to visually monitor in-progress program execution. For instance, if you want to check that a particular input bit is in the correct state at the right time, you can move to the program address (or step) that references that input bit. In MONITOR mode, I/O processing is handled in the same way as in RUN mode.

In PROGRAM mode, the PC does not execute programs. PROGRAM mode is for creating and changing programs, clearing program memory, and registering the I/O table.

Mode Changes

The following situations cause the PC mode to change:

(1) Peripherals not connected

When power is applied to the PC without a peripheral device connected, the PC is automatically set to RUN mode.

(2) Peripherals connected

If the Programming Console is connected to the PC when power is applied, the PC is set to the mode indicated by the Programming Console's mode selector. To be on the safe side, make sure that the PC is in PROGRAM mode when first applying power, in case there is an unknown program in program memory.

If a device such as a Peripheral Interface Unit, P-ROM Writer, or a Printer Interface Unit is attached to the PC when the power is turned on, the PC is automatically set to PROGRAM mode.

Note: If the PC power supply is already turned on when any peripheral device is attached to the PC, the PC stays in the same mode it was in before the peripheral device was attached. The mode can be changed, though, if the Programming Console is attached, with the MODE selector on the front panel of the Programming Console. If it is necessary to have the PC in PROGRAM mode, (for the P-ROM Writer, Printer Interface Unit, etc.), be sure to select this mode before connecting the peripheral device, or alternatively, apply power to the PC after the peripheral device is connected.

2-1-3 The Display Message Switch

On the rear of the Programming Console case, on the righthand side of the external connector, there is a small switch for selecting either Japanese or English language messages for display on the console. It is factory set to OFF which causes English language messages to be displayed.

2-2 Preparation for Programming

The following sequence of operations will be performed before beginning actual program input and execution.

Set mode selector to PROGRAM mode.

Enter password.

Clear program memory.

Register the I/O table.


Perform checks until all errors are eliminated.

Each of these operations is described in detail in the following subsections. Except for password entry, all of the other operations are regularly used Programming Console operations. All operations should be done in PRO-GRAM mode unless otherwise noted.

2-2-1 Entering the Password

To gain access to the PC's programming functions, you must first enter the password. The password prevents unauthorized access to the program.

The PC prompts you for a password when power is first applied to the PC or after the Programming Console has been connected to the PC. To gain access to the system when the "Password!" message appears on the console, press the CLR and MONTR keys.




Indicates the mode set by the mode selector switch.


Note: The Programming Console displays the current mode in angle brackets (<>). Be sure that the PC is in PROGRAM mode before you enter the password. Then, after you enter the password, you can change the mode to RUN or MONITOR with the mode selector.

2-2-2 Clear Memory

Using the clear operation it is possible to clear all or part of the IR, HR, DM and TC areas. Unless otherwise specified, the clear operation will clear all memory areas above provided that the Memory Unit attached to the PC is a RAM Unit or an EEP-ROM Unit and the write-enable switch is ON. If the write-enable switch is OFF, or the Memory Unit is a ROM Unit, program memory is not cleared.

Before beginning to program or when installing a new program, clear all areas.






It is possible to retain the data in specified areas when clearing memory. To retain the data in any of HR, TC, or DM press the appropriate key after entering REC/RESET.

It is also possible to retain a portion of the program memory from the beginning to a specified address. After pressing the REC/RESET key, specify the last address to be retained.

For example, to leave the program data from 0000 to 0122 untouched, but to clear the addresses from 0123 to the end of program memory, key in the address 0123 after pressing the REC/RESET key.

Note: 1. A warning will sound when the memory clear operation is begun.
2. If a mistake is made during input, repeat the operation from CLR.

Example: Leaving the TC area uncleared and retaining memory up to address 0122





2-2-3 Registering the I/O Table

The I/O Table Registration operation writes the types of I/O Units controlled by the PC and the rack locations of the I/O Units into the I/O table memory area of the CPU. It also clears all I/O bits. The I/O table must be registered before programming operations are begun. A new I/O table must also be registered whenever I/O Units are changed because the previous I/O table remains in memory.

I/O Table Registration can be performed only in PROGRAM mode.

The I/O verification error message, "I/O VER ERR," will appear when starting programming operations or after I/O Units have been changed. This error is cleared by registering a new I/O table.








Verliving the I/O Table

The I/O Table Verification operation is used to check the I/O table registered in memory to see if it matches the actual sequence of I/O Units mounted. The first inconsistency discovered will be displayed as shown below. Every subsequent pressing of the VER key displays the next inconsistency.

Key Sequence





Meaning of Displays

Optical Transmitting I/O Unit no. Error

00001/OBTL VER **=R*-I R*-W

Duplication

Remote I/O Error


00001/08TL VER *-*U=**** RMT*


This is a Remote I/O Unit that has not been registered.

2-2-5 Reading the I/O Table

The I/O Table Read operation is used to access the I/O table that is currently registered in the CPU memory.

Example of I/O Unit Mounting







0000



0000 FUN (??)

SHIFT



0000I/OTBL ? ?-?U=



0000I/OTSL ? 0-7U=



0000I/OTBL READ 0-5U=



0000I/OTBL 7 0-5U=I*** 05



0000I/OTSL READ 0-4U=I*** 04




0000I/OTBL READ 0-5U=I*** 05

Meaning of Displays


 I/O Unit Designations for Displays

No. of Points	Input Unit	Output Unit
16	I***	0***
32	II**	00**
64	IIII	0000


I/O Units, Special I/O Units,
 I/O Link Units




-Remote I/O Master Unit




-Remote I/O Slave Units



 Optical Transmitting I/O Units, I/O Link Units, and Remote Terminals





The I/O Table Transfer operation transfers a copy of the I/O table to RAM program memory to allow the user program and I/O table to be written together into EP-ROM.


Note: When power is applied to a PC which has a copy of an I/O table stored in its program memory, the I/O table of the CPU will be overwritten. Changes made in the I/O table do not affect the copy of the I/O table in program memory; I/O Table Transfer must be repeated to change the copy in program memory.

The I/O Table Transfer operation will not work in the following cases:

- 1. When the memory unit is not RAM.
- 2. If there is less than 0.2 KB remaining in program memory.
- 3. If the P-ROM Writer back-panel DIP switch is not set for the C500 (all four pins OFF).

This operation can be done only in PROGRAM mode.





The I/O Table Transfer operation can be performed by inputting 9712 instead of 9713. If it is, the diagnostic check for the battery will not be carried out and the contents of the HR, TC, and DM areas will not be preserved.

2-3

Programming Operations

The Programming Console operations described in this section can be cancelled by pressing the CLR key.

2-3-1


Setting a Program Address

To write, insert, read, or delete program instructions, you must first specify the address at which to read or make changes.

Leading 0s of the address expression need not be keyed in. That is, when specifying an address such as 0053 you need to enter 53 only.

After specifying the address, press the down-arrow key once to display the contents of the address.

Key Sequence




Example	CLR	8999
a 1	2 D 3 E 4	1234
		1234

2-3-2 Program Read

To read out program data from the program memory, specify the address from which to read, then press the down-arrow key.

The down-arrow key must be pressed once to display the contents of a specified address. Then after the specified address contents are displayed, the up and down-arrow keys serve as decremental and incremental data-read keys, respectively. That is, the up-arrow key will display the contents of (current address - 1) and the down-arrow key, the contents of (current address + 1).


Key Sequence



Example

Reading a segment of program code such as the following would result in Programming Console displays that show the program address, instruction, and data for each step that is read.

Address	Instruction	, C	ata
0000	LD		0000
0001	AND		0001
0002	TIM		000
	,	#	0123
0003	LĎ		0100



2-3-3 Instruction Search

To search for specific instructions in program memory, first either set a specific address (see 2-3-1 Setting a Program Address) or read through the program (see 2-3-2 Program Read) to the address from which the instruction is to be searched for. Then, specify the particular instruction you wish to search for and press the SRCH key.

This operation can be performed in RUN, PROGRAM or MONITOR mode. While the second LD is being searched for in the example below, the message

02005RCH'G	
LD	0000

is displayed.


3.8

If the SRCH key is pressed continuously, all the addresses having the specified instruction are successively displayed until either END or the last program memory address is encountered.


To search for the set value of a timer or a counter, first search for TIM or CNT and then use the down-arrow key to access the set value. Note that pressing any key other than SRCH terminates the search operation.

Key Sequence

(To search for the set value of a multiword instruction)




Example




Address	Instruction	I	Data
0000	ĽD		0000
0001	QUT		0200
0002	ΠD		0000
0003	TIM		001
		#	0123
:	:		•


6000	END(01)	



2-3-4 Bit Search

The bit search operation is very similar to the monitor operations described in 2-4 Monitor Operations. To monitor or search, the bit is first specified and then the operation (either monitor or search). To specify an IR, SR, HR, or LR bit (see Section 3 I/O Assignments and Data Areas) or timer/counter within the program, use the SHIFT and CONT/# keys. Then to search, press SRCH.






In the preceding example, the CONT/# key is used in combination with the SHIFT key to specify an IR bit. Then, using the SRCH key, the rest of the program is searched for instructions that use IR bit 0005. When the PC is in the process of searching for another instruction that uses IR bit 0005, the display appears as:


2-3-5 Instruction Insert

This operation is used to change a program by inserting an instruction. Instructions cannot be inserted into a program during RUN or MONITOR mode.

Key Sequence



Example




Before Insertion

Address	Instruction	Data
0000	ம	0100
0001	AND	0101
0002	LD	0201
0003	AND NOT	0102
0004	OR LD	_
0005	AND	0103
0006	AND NOT	0104
0007	OUT	0201
0008	END(01)	

After Insertion

Address	Instruction	Data
0000	LD	0100
0001	AND	0101
0002	LĎ	0201
0003	AND NOT	0102
0004	OR LD	_
0005	AND	0103
0006	AND	0105
0007	AND NOT	0104
8000	OUT	0201
0009	END(01)	_




2-3-6 Instruction Delete

This operation is used to change a program by deleting an instruction. Instructions cannot be deleted from a program when in RUN or Monitor mode.

Key Sequence



Example




Before Deletion

Address	Instruction	Data
0000	TD.	0100
0001	AND	0101
0002	LD	0201
0003	AND NOT	0102
0004	OR LD	
0005	AND	0103
0006	AND	0105
0007	AND NOT	0104
9008	OUT	0201
0009	END(01)	

After Deletion

Address	Instruction	Data
0000	LD	0100
0001	AND	0101
0002	LD	0201
0003	AND NOT	0102
0004	OR LD	_
0005	AND	0103
0006	AND	0105
0007	OUT	0201
0008	END(01)	_



When you delete an instruction, you must first read it before deleting it. The actual deletion is accomplished by pressing the up-arrow key.


The program addresses following the deleted instruction are automatically decremented. So, after a deletion, the next address will be displayed and can be easily deleted. In this way, a number of instructions can be quickly deleted by repeatedly pressing the up-arrow key.

Be careful not to inadvertently delete instructions.

2-3-7 Program Check


This operation does a syntax check on a program. When a program has been changed in any way, it should first be checked for programming errors before execution. A program can be checked only in PROGRAM mode.

Key Sequence



Note: Refer to 6-5 Program Errors for the error displays and their meanings.





Pressing the CLR key during a program check cancels the check (display #1).

Use the SRCH key to display the addresses of offending instructions and the data they contain. To successively check the program up to END, hold down the SRCH key (display #2).


2-3-8 Scan Time Read

To display the current scan time, enter CLR then MONTR. See Section 5 Scan Time and I/O Response Time for details.

Note that the time displayed by this operation is an average scan time. The differences in displayed values depend on when the MONTR key is pressed.

This operation is available only when the PC is in RUN or MONITOR mode. Also, the scan time will not be displayed if the program is stopped.

Example



2-3-9 Error Message Read

When an error occurs during program execution, it can be displayed for identification by pressing CLR, FUN, and then MONTR. If an error message is displayed, press the MONTR key to clear the error. Sometimes a beeper will sound and the error cannot be cleared. If this happens, take the appropriate corrective action (see Section 6 Error Messages and Troubleshooting) to eliminate the error.

When several errors occur, the respective error messages can be displayed by pressing the MONTR key. The sequence in which error messages are displayed depends on the priority levels of the errors. The following highest priority errors cause the CPU to halt.

MEMORY ERR
NO END INST
I/O BUS ERR
I/O SET ERR (Rack number)
I/O UNIT ERR
SYS FAIL FALS (Number)

The next group of errors do not stop the CPU.

SYS FAIL FAL (Number)
DPL ERR
REMOTE I/O ERR (Remote I/O Unit no.)
I/O VER ERR
SCAN TIME OVER



2-4 Monitor Operations

The monitor operation allows you to monitor bits, channels, or timers/counters and it supplements the functions provided by the Program Read, Instruction Search, and Bit Search operations described in previous subsections. In all cases, monitoring involves specifying the bit, channel or timer/counter to be monitored and then pressing the MONTR key.

The monitor operation described in this section may be performed in RUN, MONITOR, or PROGRAM mode and can be cancelled by pressing the CLR key.

2-4-1 General Status Monitoring


To monitor the status of an IR, SR, HR, or LR bit or channel, or a DM channel, specify the desired data, then press the MONTR key. Likewise, to monitor the set value of a timer or a counter, specify the desired timer/counter then press the MONTR key.

Using this operation you can simultaneously monitor the status of up to six values (any of channels, timers/counters, or bits). Of these 6 values, 3 are displayed at any one time. The 3 values selected for display may be changed at will and information is lost only if a 7th value is selected for monitoring, in which case the first value selected is lost and the 7th is read. This monitoring process can be continued for as long as desired.

The monitor value displayed in the leftmost corner can be force-set or, if it is channel data or a present value, can be changed.


Bit monitor displays indicate the ON/OFF status of the bit in question. Channel monitor displays show the binary (see 2-4-3), or hexadecimal contents of the specified channel. Timer/counter monitor displays show the BCD present value and a ":::" in the lower left-hand corner when the present value (PV) has become 0.

By pressing the up-arrow and down-arrow keys, the display bit number or channel number is automatically incremented or decremented.





Examples


Program Read then Monitor




TIM










Monitor Clear

991

Bit Monitor










Channel Monitor









STONITO	cL01	
MONTA	FFFF	



Multiple Monitoring




As shown in the next example, the first bit's status gets shifted to the right when other bits are monitored. If more than three bits are monitored, the bit monitored first gets shifted off the display but is still stored in the internal register.




2-4-2 Displaying a Single Channel in Binary


You can specify that the contents of a monitored channel be displayed in binary by pressing the SHIFT and MONTR keys after the channel number has been input. Channels can be successively monitored by using the up-arrow and down-arrow keys to increment and decrement the display channel number. To clear the binary display press the CLR key.





Example




















01.0	0000
GLH	FFFF

SHIFT CLR CLR G000 CHANNEL DM 000


2-5 Data Modification Operations

These operations are used to change channel data, to assign new set values and present values to timers and counters, and to set/reset bits. Except for the Hex <-> ASCII change operation, data modification operations can be done only in PROGRAM and MONITOR modes.


2-5-1 Force Set/Reset

This operation force sets and resets IR, SR, HR, and LR bits. It can also be used to force set/reset timers and counters.

Key Sequence




Programming Example



Address	Instruction	Da	ta
_0000	LD		0100
0001	TIM		000
		#	0123
0002	LD	ТІМ	000
0003	OUT		0000


Example/s were to a selfsaft not have to selfwhote the Addresses will be counted down and consecutive bits set/reset as long as the PLAY/SET or REC/RESET key is held down. Channels 61 through 63 cannot be reset. Attempts to do so will activate a beeper.



2-5-2 PV Change 1


This operation changes the BCD present value of timers and counters. It also can be used to assign a new 4-digit decimal or hexadecimal value to an IR, HR, LR, or DM channel.






2-5-3 PV Change 2

This operation assigns a new 16-digit binary value to an IR, HR, LR, or DM channel.



Example



The blinking square which can be shifted to the left with the up-arrow key and to the right with the down-arrow key, indicates the position of the bit that can be changed. After positioning to the desired bit, a 0 or a 1 can then be entered as the new bit value. After a bit value has been changed, the blinking square will appear at the next position to the right of the changed bit.

2-5-4 Timer/Counter SV Change 1

This operation changes the set value of a timer or counter while the program is being executed. This operation must be done in either MONITOR or PRO-GRAM mode.

Key Sequence



Example 0000 0000 TIM TIM 000 92015RCH SRCH TIM 000 TIM 0201 DATA #0123 0201 TIM DATA CHG T000 #0123 #???? 0201 TIM DATA T000 #0123 #0124 9291 DATA? T000 #0123 6777 0201 DATA? T000 #0123 Ċ. 10 9201 TIM DATA 10

2-6 Cassette Tape Operations

PC programs (from user program memory-UM) or DM data may be backed-up on a standard commercially available cassette tape recorder. Any kind of magnetic tape of adequate length will suffice. (Note: To save an 8-Kword program, the tape must be 15 minutes long.) Always allow about 5 seconds of blank tape leader before the taped data begins. Store only one program on a single side of a tape; there is no way to identify separate programs stored on the same side of the tape.

Use patch cords to connect the cassette recorder earphone (or LINE-OUT) jack to the Programming Console EAR jack and the cassette recorder microphone (or LINE-IN) jack to the Programming Console MIC jack. Set the cassette recorder volume and tone controls to maximum levels.

Note: For all operations, saving, loading, and verifying:
The PC must be in the PROGRAM mode.
While the operation is in progress, the cursor blinks and the block count is incremented on the display.
Operation may be halted at any time by pressing the CLR key.

2-6-1 Saving a Program

to Tape

This operation copies program data from UM onto the cassette tape.


The procedure is as follows:




Select a file number for the data that is to be saved. Start cassette tape recording.

After about 5 seconds, press the SHIFT and RESET keys.

Program saving continues until END is reached. At that time the program size in Kwords is displayed.



Example








Start recording with the tape recorder.

Let it run for about 5 seconds.



(Recording in progress)

0075MT	RECORD	噩
FILE MO	1.9999991	2,

(When it comes to END)

0145	MT	REC	ORD	豊
END	(01)	(01	.0KW)

Stop recording with the CLR key.



SCONTO
1.0KW)

(Saved up to END.)

6000RECORD EMD END (01)(24.0KW)

- Final address

2-6-2

Restoring Program Data

This operation restores program data from a cassette tape and writes it to user program memory (UM).

The procedure is as follows:

Press the EXT key.


Specify the number of the file to be restored.

Start playing the cassette tape.


Within 5 seconds, press the SHIFT and FLAY keys to restore data.


Program restoration continues until END is reached, at which time the program size in Kwords is displayed.

To restore program data recorded on two sides of a tape or on two or more tapes, begin restoring from the lowest address.



Example









Start the tape recorder playing

Within 5 seconds...




FILE NO.00000012

(When it comes to END) 0145MT RECORD END (01)(01.0KW)



CLR EMD (01)(01.0KW)



2-6-3 Verifying Program Data

This operation verifies that the contents of user program memory (UM) and the cassette tape program data match.

The procedure is as follows:

Press the **EXT** key.

Specify the number of the file to be verified.


Start playing the cassette tape

Within 5 seconds, press the VER key to verify data.

Program verification continues until END is reached, at which time the program size in Kwords is displayed.

To verify program data recorded on two sides of a tape or on two or more tapes, begin verifying from the lowest address.


Key Sequence




vvait for about 5 seconds.

(Cancel with the CLR key.)

Example








Start the tape recorder playing


Within 5 seconds...




(Verification in progress)

0075M		PLAY	
FILE	MO.	0000001	2

(When it comes to END)



Stop verification with the CLR key.



(Verified up to END.)

6000RECORD END END (01)(24.0KW)

Final address

SECTION 3



3-1 Overview

This section explains how I/O bits are used to identify individual I/O terminals and discusses the functions of the various types of data areas in the PC.

I/O Channels

The PC operates by monitoring input signals from such sources as push-buttons, sensors, and limit switches. Then, according to the program in its memory, the PC reacts to the inputs by outputting signals to external loads such as relays, motor controls, indicator lights, and alarms.

I/O channels are used to identify the input/output bits that correspond to the external terminal points through which the PC interacts with physical devices. Each channel consists of 16 bits. The I/O bits are assigned addresses as follows.


Addressing Conventions

Channel numbers are two-digit expressions and bit numbers are also two-digits. Thus four digits are used to address a particular I/O bit. Examples of I/O channel/bit addresses are shown below.

I/O Channel # + Bit # (0 - 15) - I/O address						
Channel 16, bit 3:	nnel 16, bit 3: 16			1603		
Channel 3, bit 15:	03	15	\rightarrow	0315		

Like I/O channel addresses, data area locations are also referenced by specifying a channel number and a bit number.

When the data is read as a four-digit decimal or hexadecimal number, each digit represents a set of four bits in the channel (16 bits in all). Therefore, the rightmost digit of the decimal or hexadecimal number represents the rightmost four bits (3 to 0) of the channel.



If, for example, the ON/OFF status of the rightmost four bits is 0101 in binary, the corresponding digit would be 5 in decimal or hexadecimal. In the case where the ON/OFF status is 1111 in binary, the hexadecimal number would be F (decimal 15).

ÖV9rvi⊕w SECTION 3-1

Types of Data Areas

I/O channel bits are part of the I/O and Internal Relay (IR) Area. Bits that are not used for actual input or output operations constitute the remaining part of IR and are referred to as "work" bits. These work bits do not control external devices directly, rather they are used as data processing areas to control other bits, timers and counters.

Timers and counters are found in the Timer/Counter (TC) area. The Special Relay (SR) area is used for system clocks, flags, and status information.

There is also a Link Relay (LR) area for inter-PC communication in systems that employ PC Link Units.

The function of the Holding Relay (HR) area is to store data and to retain the data values when the power to the PC is turned off. Data Memory (DM) is also used for internal data storage and manipulation and its values are also retained when power is off, but, unlike the HR area, it is only accessible in channel units. TR bits are used for temporary storage.

The programs that control the PC and all of its input and output operations are stored in the User Program Memory (UM). The capacity of the program memory depends on the type of RAM or ROM mounted to the CPU.

The following table shows the bits allocated within the PC.

Area	Bit Address Range
1/0	0000 to 3115
Work Bits	3200 to 6002
SR	6003 to 6307
TR	TR 0 to TR 7
HR	HR 0000 to HR 3115
LR	LR 0000 to LR 3115
T/C	000 to 127 (channels)
DM	DM 000 to DM 511 (channels)

Note: IR bits not used for I/O and also bits which are not used in other areas can be used as work bits.

3-2 I/O and Internal Relay Area - IR

The I/O and Internal Relay Area (IR) is used for both I/O and internal data storage and manipulation. The channels available for I/O are as indicated in the table below.

Note that the actual number of IR channels that can be used as I/O channels is determined by the model of the CPU and the hardware configuration of the PC system.

I/O Channels

					Char	nel No	ımber		-		·	_
00Ch	01Ch	02Ch	03Ch	04Ch	05Ch		26Ch	27Ch	28Ch	29Ch	30Ch	31Ch
00	00	00	00	00	00]	00	00	ÓQ	00	00	00
01	01	01	01	01	01		01	01	01	01	01	01
02	02	02	02	02	02		02	02	02	02	02	02
03	03	03	03	03	03		03	03	03	03	03	03
04	04	04	04	04	04	1	04	04	04	04	04	04
05	. 05	05	05	05	05		05	05	05	05	05	05
06	06	06	06	06	06		06	06	06	06	06	06
07	07	07	07	07	07	~	07	07	07	07	07	07
80	08	08	08	08	08		08	08	08	08	08	08
09	09	09	09	09	09		09	09	09	09	09	09
10	10	10	10	10	10		10	10	10	10	10	10
11	11	11	_ 11	11	11	Ī	11	11	11	11	11	11
12	12	12	12	12	12	ļ	12	12	12	12	12	12
13	13	13	13.	13	13	Ţ	13	13	13	13	13	13
14	14	14	14	14	14	1	14	14	14	14	14	14
15	15	15	15	15	15	Ī	15	15	15	15	15	15


Work-bit Channels


	Work Bits														
32Ch	33Ch	34Ch	35Ch	36Ch	37Ch	38Ch	39Ch	40Ch	41Ch	42Ch	43Ch	44Ch	45Ch	46Ch	47Ch
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
01	01	01	01	01	01	01	01	01	01	01	01	01	01	01	01
02	02	02	02	02	02	02	02	02	02	02	02	02	02	02	02
03	03	03	03	03	03	03	03	03	03	03	03	03	03	03	03
04	04	04	04	04	04	04	04	04	04	04	04	04	04	04	. 04
05	05	05	05	05	05	05	05	05	05	0.5	05	05	05	05	05
06	06	06	06	06	06	06	06	06	06	06	06	06	06	06	06
07	07	07	07	07	07	07	07	07	07	07	07	07	07	07	07
80	08	0 8	80	08	08	08	08	08	08	08	08	80	08	08	08
09	09	09	09	09	09	09	09	09	09	09	09	09	09	09	09
10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10
11	11	11	.11	11	11	11	11	11	11	11	11	11	. 11	11	11
12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13
14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14
15	15	15	15	15	15	15	15	15	15	15	15	15	15	15′	15
48Ch	49Ch	50Ch	51Ch	52Ch	53Ch	54Ch	55Ch	56Ch	57Ch	58Ch	59Ch	60Ch	61Ch	62Ch	63Çh
00	00	00	00	00	00	00	00	00	00	00	00	00			
01	01	01	01	01	01	01	.01	01	01	01	01	01			
02	02	. 02	02	02	02	02	02	02	02	02	02	02			
03	03	03	03	03	03	03	03	03	03	03	03				
04	04	04	04	04	04	04	.04	04	04	04	04				
05	05	05	05	05	05	05	05	05	05	05	05				
06	. 06	06	06	06	06	06	06	06	06	06	06				
07	07	07	07	07.	· 07	07	07	07	07	07	07			•	
80	08	08	ОВ	80	80	80	80	08	80	08	08				
09	09	09	09	09	09	09	09	09	09	09	09				
10	10	10	10	10	10	10	10	10	10	10	10				
11	11	11	11	11	11	11	11	11	11	11	11				
12	12	12	12	12	12	12	12	12	12	12	12				
13	13	13	13	13	13	13	13	13	13	13	13				
14	14	14	14	14	14	14	14	14	14	14	14				
15	15	15	15	15	15	15	15	15	15	15	15				

Note: Channels 58 and 59 may not be available as work-bit channels if they are required for PC Link Unit flags (channel 58) or Remote I/O Unit flags (channel 59).

Input Bit Usage


Input bits can directly input external signals to the PC. In programming, they can be used in any order and as often as necessary. They cannot be used in output instructions.






Output Bit Usage

Output bits are used to output program execution results. In programming they can be used in any order and as often as necessary.






I/O Unit Mounting Location

When mounting I/O Units to the PC Racks, any type of I/O Unit can be mounted in any order. I/O channel numbers will be assigned serially according to the mounting order of the I/O Units. The mounting order of the I/O Units must then be registered using the I/O Table Register operation (see 2-2-3 Registering the I/O Table). The registered I/O table can then be checked with the I/O Table Read or I/O Table Verify operations. Note that vacant slots are not automatically registered. (Space may be reserved using a Dummy I/O Unit (see below)).

The I/O channel numbers are automatically assigned in sequence to the I/O Units mounted to the Racks. The top leftmost position is the starting point (i.e. 0000; channel 00, bit 00) and bit numbers are assigned top to bottom, left to right.

I/O Channel Assignments



Slot Reservation

If an I/O Unit is later mounted to an unreserved vacant slot, the I/O Unit locations will disagree with the registered table and will cause an I/O verification error to occur. If an unplanned I/O Unit is required, change the programmed channel numbers for the I/O Units to the right of the added I/O Unit and register the table again.

Likewise, if a mounted I/O Unit is replaced with an I/O Unit with a different number of points, the channel numbers assigned to the I/O Units already mounted to the right of the new I/O Unit will need to be reassigned. The same is also true when a mounted I/O Unit is removed from the Rack, resulting in a vacancy.

The channel numbers will not be changed, however, if an I/O Unit is replaced with another Unit having the same number of points.

Space can be reserved for future addition of an I/O Unit(s) with a Dummy I/O Unit.

3-3 Special Relay Area - SR

The SR area is used for monitoring system operation, generating clock pulses, and signalling errors. The SR area addresses range from 6003 to 6307.

The following table lists the functions of SR area flags and bits. Unless otherwise stated, flags are OFF until the specified condition arises, then they are turned ON by the system. Restart bits are usually OFF, but when the user turns one ON then OFF again, it will restart the particular link.

Bit	Function
6003	SYSNET error flag
6004	SYSNET run flag
6008	CPU-mounting Host Link error flag
6009	CPU-mounting Host Link restart bit
6010	PC Link level 1 restart bit
6011	Power failure flag
6012	Data retention flag
6013	Rack-mounting Host Link restart bit
6014	PC Link level 0 restart bit
6015	Load-off control (Shuts off output loads when ON)
6100 to 6107	FAL No. output area: an 8-bit FAL code is output here by FAL, FALS, or the system when a failure occurs.
6108	Battery alarm flag
6109	Scan time error flag
6110	I/O verification error flag
6111	Rack-mounting Host Link Unit error flag
6112	Remote I/O error flag
6113	Normally ON flag
6114	Normally OFF flag
6115	First scan flag (ON for 1 scan only)
6200 to 6207	PC Link level 0, Units 0 to 7 Run flags
6208 to 6215	PC Link level 0, Units 0 to 7 Error flags
6300	0.1-second clock pulse
6301	0.2-second clock pulse
6302	1.0-second clock pulse
6303	Error (ER) flag
6304	Carry (CY) flag
6305	Greater than (GR) flag
6306	Equals (EQ) flag
6307	Less than (LE) flag

Note: Channel 58, which is normally part of the work-bit area, may be used for PC Link Unit flags if many PC Link Units are required. The bit usage in this case is as below.

Bit	Function
5800 to 5807	PC Link level 1, Units 8 to 15 Run flags
5808 to 5815	PC Link level 0, Units 8 to 15 Error flags

3-3-1 Data Retention Flag

When the data retention flag, bit 6012, is ON, the current operating status of I/O bits, work bits, and link bits is retained. This flag is effective, though, only when the PC is operating in MONITOR or RUN mode.

Having the data retention flag OFF clears the status data when RUN mode starts. This flag is normally OFF but it can be turned ON with OUT.

3-3-2 Load Off Control

When the load-off flag, bit 6015, is ON, all output to the Output Units is inhibited and the OUT INHB indicator on the front panel of the CPU lights.

When the load-off flag is OFF, Output Units are refreshed normally. The load-off flag is normally OFF but it can be turned ON with OUT.

When a power failure occurs, the load-off flag retains the status it had before the power failure.

3-3-3 FAL Number Output Area

Bit numbers 6100 to 6107.

FAL or FALS execution outputs a 2-digit BCD FAL code (for error diagnosis) to this 8-bit area. The system also outputs a FAL number to this area when an alarm output occurs, such as one caused by battery failure.

This area can be reset by executing FAL 00 (See 4-10-1 FAL(06)) or through a Failure Read Programming Console operation.

3-3-4 Battery Alarm Flag

til spec

When the battery alarm flag, bit 6108, is ON it indicates that the supply voltage of the CPU backup battery has dropped. The warning indicator lamp on the front panel of the CPU is lit.

3-3-5 Scan Time Error Flag

When the scan time exceeds 100 ms, the scan time error flag, bit 6109, turns ON and the warning indicator lamp on the front panel of the CPU lights.

Unless the scan time exceeds the maximum limit (see 4-10-2 Set Watchdog Timer), system execution continues but timing may become inaccurate.

3-3-6 I/O Verification Error Flag

The I/O verification error flag, bit 6110, turns ON when the number of I/O Units mounted on the CPU Rack and Expansion I/O Rack disagrees with the I/O table registered.

3-3-7 First Scan Flag

The first scan flag, bit 6115, turns ON when program execution starts and turns OFF after one scan.

3-3-8 Instruction Execution Error Flag, ER

Attempting to execute an instruction with incorrect data turns the ER flag, bit 6303, ON. Common causes of an instruction error are non-BCD operand data when BCD data is required, or an indirectly addressed DM channel that is non-existent. When the ER flag is ON, the current instruction is not executed.

3-3-9 Arithmetic Operation Flags

Carry Flag, CY

The CY flag, bit 6304, turns ON when there is a carry in the result of an arithmetic operation, or when a rotate or shift instruction moves a "1" into CY. This flag is set and cleared by STC and CLC, respectively. If necessary use CLC before any instruction using CY. (See 4-8-3 Set and Clear Carry.)

Equal Flag, EQ

The EQ flag, bit 6306, turns ON when the result of CMP (compare) shows two operands to be equal, or when the result of an arithmetic operation is zero.

Greater Than Flag, GR

The GR flag, bit 6305, turns ON when the result of CMP (compare) shows the second of two 4-digit operands to be greater than the first.

Less Than Flag, LE

The LE flag, bit 6307, turns ON when the result of CMP (compare) shows the second of two 4-digit operands to be less than the first.


3-3-10 Clock Pulses

Pulse width	0.1 s	0.2 s	1.0 s
Flag	6300	6301	6302


Generates 0.1-s clock pulse



Generates 0.2-s clock pulse



Generales 1.0-a clock pulse



Each clock bit is ON for the first half of the rated pulse time, then OFF for the latter half. In other words, each clock pulse generator flag has a duty factor of 1 to 1.

Note: Since the 0.1 second and 0.2 second clock pulses have ON times of 50 and 100 ms, respectively, if the scan time is too long, the CPU will not be able to accurately read the pulse.

3-3-11 Special I/O Flags

Use of the following SR flags and bits depends on the particular configuration of your PC system. These flags and bits are used when components such as PC Link Units, Remote I/O Units, SYSNET Link Units, or Host Link Units are contained within the PC system. For additional information, consult the System Manual for the particular Units involved.

The following bits can be employed as work bits when the special type of Unit associated with them is not connected to the system.

-PC Link I/O Error Flags

When PC Link Units are used in the system, channels 58 and 62 may be used to monitor the operating status of up to 16 PC Link Units.

Channel	PC Link Units
58	Nos, 08 to 15
62	Nos. 00 to 07

For each channel, bits 00 to 07 are ON when the Units are in RUN mode and bits 08 to 15 are ON when an error occurs in the corresponding Unit.

For example if the contents of Ch 58 are 02FF as below, then it means that Units 8 to 15 (link level 1) are in RUN mode, and Unit 9 (link level 1) has an error.

Ch 58

0000	0010	1111	1111
O	2	F	F

PC Link Restart Flags

Link Level	Restart Flag
#0	6014
#1	6010

Turn these flags ON then OFF to restart the PC Link System.

-Remote I/O Error Flag

Indicates an error in a Remote I/O Unit. (Bit 6112)

-SYSNET Error and Run Flags

Flag	Bit
Error Flag	6003
Run Flag	6004

These flags indicate the state of the SYSNET system.

Host Link Error Flags

A Host Link error flag turns ON if an error occurs in a Host Link Unit on the PC. The PC has two Host Link Unit error flags. One to indicate an error in a Rack-mounting Host Link Unit (Bit 6111), and the other to indicate an error in a CPU-mounting Host Link Unit (Bit 6008).

·Host Link Restart Flags

Turn a Host Link restart flag ON, and then OFF again to restart a Host Link Unit that has an error. The PC has two types of Host Link restart flags. One restarts a Rack-mounting Host Link Unit (Bit 6013), and the other restarts a CPU-mounting Host Link Unit (Bit 6009).

3-4 Holding Relay Area - HR

The HR area is used to store and manipulate various kinds of data. Its addresses range from 0000 to 3115. HR area channels retain their data when the system operating mode changes and also during power failure.

To access bits in this area, prefix the address number with "HR" (e.g., HR 0101 for bit 01 in HR channel 01) by pressing the HR key on the Programming Console.

See 4-2-5 Latching Relay for an example of how to use HR channels as "latching relays" that hold their data when a power failure occurs.

					Channel .						
HR Choo	НЯ С h 01	HR Ch02	ня сьоз	HR Ch04	HR Ch05	HR Chos	HR Cho7	~	HR Ch29	HR Ch3o	НЯ Съз
00	00	00	00	00	00	00	00		00	00	00
01	01	01	01	01	01	01	01		01	01	01
02	02	02	02	02	02	02	02		02	02	02
03	03	03	03	03	03	03	03		03	03	03
04	04	04	04	04	04	04	04	_	04	04	04
05	05	05	05	05	05	05	05		05	05	05
06	06	06	06	06	06	06	06	•	06	06	06
07	07	07	07	07	07	07	07		07	07	07
80	08	08	08	08	80	08	08	~	08	08	08
09	09	09	09	09	09	09	09		09	09	09
10	10	10	10	10	10	10	10		10	10	10
11	11	11	11	11	11	11	11		11	11	11
12	12	12	12	12	12	12	12		12	12	12
13	13	13	13	13	13	13	13		13	13	13
14	14	14	14	14	14	14	14		14	14	14
15	15	15	15	15	15	15	15		15	15	15

3-5 Temporary Relay Area - TR

The TR area consists of eight bits and is used for storing data at program branching points. This is useful for programs that have many output branching points but where IL and ILC (branch instructions) cannot be used. See 4-2-3 Temporary Relay.

To access bits in this area, prefix the address number with "TR" (i.e., TR 00 to TR 07) by pressing the TR key on the Programming Console.

A TR number within a given section (i.e. a single branch from the left-hand bus bar of a ladder diagram) of the program must not be duplicated. However, the same TR number can be used again in different program sections. Unlike the IR and SR areas, TR bits can only be used in conjunction with LD and OUT.

3-6 Link Relay Area - LR

The LR area ranges from 0000 to 3115. In a system employing PC Link Units, part of the LR area is devoted to system data communications. (Refer to the PC Link Systems manual for details.) The part of the LR area that is not required by the PC Link Units can be used for internal data storage and manipulation, in the same manner as the IR area.

LR area data is NOT retained when the power fails, when the program mode changes, or when it is reset by an IL-ILC bypass (see Interlock under 4-2-2).

To access bits in this area, prefix the address number with "LR" (e.g., LR 0101 for bit 01 in LR channel 01) by pressing the LR key on the Programming Console.

					Channel I	No./Bit N	o				•
LR Chọo	LR Ch01	LR Ch02	LR Ch03	LR Ch04	LR Ch05	LR Cho6	LR Ch07	~	LR Ch29	LR Ch30	LR Cha
00	00	00	00	00	00	00	00		00	00	00
01	01	01	01	Q1	01	01	01	_	01	01	01
02	02	02	02	02	02	02	02		02	02	02
03	03	03	03	03	03	03	03		03	03	03
04	04	04	04	04	04	04	04		04	04	04
705	05	05	05	05	05	05	05		05	05	05
06_	06	06	06	06	06	06	06	•	06	06	06
07	07	07	07	07	07	07	07	_	07	07	07
08	08	08	08	ОВ	08	08	08	~	08	08	08
09	09	09	09	09	09	09	09	"	09	09	09
10	10	10	10	10	10	10	10		10	10	10
11	11	11	11	11	11	11	11	_	11	11	11
12	12	12	12	12	12	12	12		12	12	12
13	13	13	13	13	13	13	13	•	13	13	13
14	14	14	14	14	14	14	14		14	14	14
15	15	15	15	15	15	15	15		15	15	15

3-7 <u>Timer/Counter Area -</u> <u>TC</u>

The TC area, which ranges from 000 to 127, is a single data area in which timer and counter data is stored for use by TIM, TIMH (FUN 15), CNT, and CNTR (FUN 12). This area is accessible in channel units only, which serve as the storage area for the set-value (SV) and the present-value (PV) of the timer/counter (TIM/CNT). TIM/CNT numbers are three digits. To specify a timer or a counter, prefix the three-digit TC number with "TIM" or CNT" (e.g., TIM 001 or CNT 126) or, for TIMH and CNTR, prefix the number with the appropriate FUN code.

Once a given TC number has been specified, that same number cannot be used again for any other timer or counter. For example, if YIM 010 has been specified in a program, a subsequent use of CNT 010 will generate an error.

The timer/counter area retains the SV of both timers and counters during power failure, but the PV of the timers is not retained. The PV of the counters is retained.

3-8 Data Memory Area -DM

The DM area is used for internal data storage and manipulation, and is accessible only in 16-bit channel units. The DM area retains data during power failure. DM area channels are numbered 000 through 511.

This area cannot be used by instructions with bit-size operands, such as LD, OUT, AND, and OR.

Indirect Addressing

Normally, when data is specified for an instruction, the instruction operation is performed directly on that data. For example, suppose a Compare with IR 05 as the first operand, and DM 010 as the second operand, is in the program. When this instruction is executed the data in IR 05 is compared with that in DM 010.

It is possible, however to use indirect addresses as operands for the instructions. So, if *DM 100 is specified as the data for a programming instruction, the contents of DM 100 specifies another DM channel at which the actual operand data is to be found.

If, for example, the content of DM 100 is 0324, then *DM 100 is DM 324 and the data that the program instruction actually uses is the content of DM 324.

3-9 Program Memory - UM

Program instructions are stored in program memory. The amount of program memory available depends on the type of Memory Unit attached to the PC. Memory Units come in different types - RAM and ROM memory packs - and for each type there are different sizes. (Refer to the Hardware Manual for details.)

To store instructions in program memory, input the instructions through the Programming Console, or download programming data from a GPC, FIT, floppy disk, cassette tape, or host computer.

SECTION 4 Programming Instructions

4-1 Overview

The C500 PC has a large selection of programming instructions that allows for easy programming of complicated control processes. The programming instructions described in this section are divided into categories by operation. Each instruction's explanation includes the ladder diagram symbol and the mnemonic code for the instruction. Examples of how to use instructions are also provided.

Instruction Data and Flags

For each instruction the Data Areas and Flags subsections list the data areas that can be specified and the error flags that are applicable. Refer to Section 2 I/O Assignments and Data Areas for the size of each data area in the PC and the address of each flag. The following abbreviations are used:

Data Areas

IR: I/O and Internal Relay Area

SR: Special Relay Area HR: Holding Relay Area

LR: Link Relay Area
TC: Timer/Counter Area

DM: Data Memory Area

*DM: Indirectly Addressed Data Memory Area

#: Constants (see note below)

Note: The value that can be specified for a given constant depends on the particular instruction that uses it. When the constant is to specify a data area channel, it must correspond to a channel address within the data area. In cases where the constant is the data to be contained within a channel, it may be hexadecimal or decimal, as required by the instruction.

Flags

ER: Error flag
CY: Carry flag

CY: Carry flag
EO: Equals flag

GR: Greater than flag

LE: Less than flag

ER is the flag most often used for monitoring an instruction's execution. When an ER flag goes ON, it indicates that an error occurred in attempting to execute the current instruction. The Flags subsection for each instruction lists possible reasons for the ER flag being ON.

Unless otherwise noted, an Instruction is not executed when the ER flag is ON.

4-2 Basic Instructions

4-2-1 LD. OUT. AND. OR. NOT. and END

These six basic instructions are indispensable in almost any program. All have a corresponding key on the Programming Console, which you press to enter the instruction, except for END which is programmed by pressing the FUN, 0, and 1 keys. Refer to 1-3 Basic Programming Instructions for details about how to use and enter these instructions.


Instruction	Operation
ĻD	Starts each logic line or block,
OUT	Indicates an output bit.
AND	Performs a logical AND operation on two inputs.
OŘ	Performs a logical OR operation on two inputs.
NOT	Inverts whatever is before it; often used to form an NC (normally closed) input. NOT can be used with LD, OUT, AND, or OR.
END(01)	Indicates the end of the program,

4-2-2 Interlock - IL(02) and ILC(03)


IL(interlock) is always used in conjunction with ILC (interlock clear). If the IL condition is OFF (i.e, the bit just before the IL branch is OFF), the section of program between IL and ILC is not executed. If the IL condition is OFF the states of outputs in the section of program between IL and ILC is as below:

ÖFF	Output bits
Reset	Timers
Unchanged	Counters, shift registers, latches

Key Sequence




Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data
0000	ΓD	0000
0001	IL(02)	_
0002	LD .	0001
0003	AND	0002
0004	OUT	0504
0005	D.	0003
0006	OUT	0505
0007	LD NOT	0005
8000	TOO	0506
0009	ILC(03)	

If 0000 (IL condition) is ON, the program between IL and ILC is executed normally.

IL-IL-ILC



When the first IL condition is OFF, outputs 0500, 0501, and 0502 are all OFF, and the counter CNT 010 retains its present count value.

When the first IL condition * is ON and the second IL condition ** goes OFF, the state of output 0500 matches that of bit 0000, outputs 0501 and 0502 turn OFF, and the counter retains its present value.

When both IL conditions are ON at the same time, the program executes as if they were not there.

As shown above, more than one IL can be used with a single ILC. Although this causes an IL-ILC error message to occur when the program check is performed, execution proceeds normally. However, all of the ILs before the ILC are cleared. IL/ILC nesting (e.g.,IL-IL-ILC-ILC) is not allowed.

4-2-3

Temporary Relay - TR

A TR bit can be used as a temporary work bit for branching to more than one output bit. TR is used when a ladder diagram cannot be programmed with IL or ILC.

TR bits can be used several times, but they cannot be duplicated within the same block.

TR can only be input via the TR key as LD or OUT data. Since the Programming Console is the only device which allows TR key input, you can program TR only when using the Programming Console.

It is not possible to monitor TR with either the Programming Console or other devices.

Key Sequence

To output to a TR bit, enter









To input from a TR bit, enter










Example Circuit: Ladder Diagram and Mnemonic Code




Address	Instruction	Da	ıta
0000	LD	1	0000
0001	OUT	TR	0
0002	AND	·	0001
0003	OUT	TR	1
0004	AND	<u> </u>	0002
0005	OUT		0500
0006	LD	TR	1
0007	AND		0003
8000	OUT		0501
0009	LD	TR	0
0010	AND		0004
0011	OUT.		0502
0012	LD	TR	. 0
0013	AND NOT		0005
0014	OUT		0503

How to use TR Bits

Eight TR bits are provided: TR 0 to TR 7. These can be used an unlimited number of times in a program, provided they are not duplicated within the same block.

The next example shows a case where TR is needed and another case where TR is not needed.



- Case 1: TR is not needed here because output 0201 and AND0001 can be connected with output 0200 through Point A.
- Case 2: Here, because the data at the branch point and that at output 0202 is not necessarily the same, TR is needed.

Comparison of TR and IL/ILC

Use of IL/ILC in place of TR results in a smaller program because IL/ILC does not require the extra addresses needed by LD TR.

4-2-4

Jump and Jump End -JMP(04)/JME(05) JMP and JME, are used to branch program control to the first instruction after JME when the JMP condition (i.e., the state of the JMP_i input) is OFF.


N, the jump number, serves to distinguish JMP/JME pairs when there are multiple jumps in a program. A jump number can be any two digit number between 00 and 99.

JMP 00, however, is a special case. When the instructions between JMP 00 and JME 00 are skipped, they are still processed but not executed. Thus, processing time is required. On the other hand, instructions between JMP and JME with jump numbers other than "00" require no processing time at all and are entirely skipped over.


JMP 00-JME 00 can be programmed any number of times but non-zero jump numbers must be used only once in the program.

Key Sequence


To input JMP, enter



To input JME, enter



Example Circuit: Ladder Diagram and Mnemonic Code




Address	Instruction	Data
0000	LD	0000
0001	AND	0001
0002	JMP(04)	00
0003	ſΏ	0002
0004	OUT	0500
0005	LD	0003
0006	OUT	1000
0007	LD	0004
8000	OUT	0501
0009	JME(05)	00

In the preceding program, 0000 and 0001 serve as the JMP condition. When this condition is ON, the program between JMP and JME is executed normally. However, if the JMP condition is OFF (in this case, if either or both 0000 and 0001 are OFF), the program between JMP and JME is not executed, but the states of all bits (and timers) are retained.

JMP-JMP-JME

More than one JMP 00 can be used with the same JME 00. This causes a JMP-JME error message to be generated when the program check is performed, but the program executes normally.



Multiple JMPs

When the first JMP condition * is OFF, outputs 0500, 0501, and 0502, and the counter all retain their states.

When the first JMP condition * is ON and the second JMP condition ** is OFF, the ON/OFF state of output 0500 depends on the states of 0001 and 0002, and outputs 0501 and 0502 and the counter retain their states.

When both JMP conditions are ON at the same time, the program executes as if neither JMP were there.

JMP vs Interlock

Since the states of I/O bits, timers, etc., are retained when JMP/JME branching occurs, JMP/JME is used to control devices that require a sustained output (e.g., pneumatics and hydraulics).

On the other hand, IL/ILC branching is used to control devices that do not require a sustained output, such as electronic instrumentation.

4-2-5


Latching Relay - KEEP(11)

KEEP is used as a latch. It maintains an ON or OFF state until one of its two inputs sets or resets it.


Bits that may be used as latches are those from the IR, HR, and LR data areas. If a HR bit is used as a latch, the latched data is retained even during a power failure.

When programming a latch, first load the set input, and then the reset input, before entering the FUN code.

Key Sequence




Example Circuit: Ladder diagram and Mnemonic Code




Address	Instruction	Data
0000	LĎ	0000
0001	LD	0001
0002	KEEP(11)	0500
0003	TD	0002
0004	AND NOT	0003
0005	LD	0004
0006	OR	0005

Data Areas







When the Set input is ON, the latch is maintained in an ON state until a reset signal turns it OFF. Reset has a higher priority and takes precedence when both inputs are ON.



To program a self-latching circuit with KEEP, change the circuit below as shown.




If the self-latching circuit above is used within an IL/ILC block and the IL condition turns OFF, the KEEP state will be retained whereas with the uppermost circuit, output 0500 will go OFF.



Note: Exercise caution when using a KEEP reset line that is taken from a bit directly connected to external instrumentation. In particular, a sudden drop in AC power that is insufficient to cause the PC's DC power to go off will reset the latch.

Application Example



4-2-6

Differentiation - DIFU(13) and DIFD(14)

DIFU and DIFD turn an output ON for a single scan. These instructions are used when single-scan execution of a particular instruction is desired.

DIFU turns its output ON when it detects an OFF->ON transition in its input signal.


DIFD turns its output ON when it detects an ON->OFF transition in its input signal.

Key Sequence


To input DIFU, enter



To input DIFD, enter



Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	D	ata
0000	LD		0000
0001	DIFU(13)		2500
0002	DIFD(14)		2501
0003	LD		2500
0004	MOV(21)		_
	<u> </u>	#	FFFF
		DM	100
0005	LD		2501
0006	BSET(71)	_	
		#	0000
	<u> </u>	DМ	101
		DM	200

In the preceding example, an OFF->ON transition in input 0000 turns IR 2500 ON and executes MOV for one scan.


An ON->OFF transition in input 0000 turns IR 2501 ON for one scan and executes BSET for one scan.

Timing

Input 0000

Leading-edge differentiation output

Trailing-edge differentiation output



Note: A maximum of 128 pairs of DIFUs and DIFDs can be used in a given program. If 128 is exceeded, the error message "DIF OVER" is displayed on the LCD of the Programming Console and the 129th DIFU or DIFD, and any following, are treated as NOPs (no operation instructions).

Data Areas

IR, HR, LR

4-3 Timers and Counters

TIM is a decrementing ON-delay timer instruction which requires a timer number and a set value (SV) as data. When the specified SV has elapsed, the timer output turns ON.

CNT is a decrementing counter instruction and CNTR is a reversible counter instruction. Both require a counter number, SV, input signals, and a reset input.

The timer/counter number refers to an actual address in the TC area. The numbers must not be duplicated. Refer to 3-7 Timer/Counter Area, for the range of timer/counter numbers available.

TIM measures in units of 0.1 second, and the set value (SV) can range from 0 to 999.9 seconds., with an accuracy of ±0.1 seconds.

Key Sequence

To set a timer, enter



[N]



then the set value.

To assign a constant SV, enter



To externally set the timer value (e.g., for a variable timer), enter



[Ch]











Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Da	ata
0000	LD		0000
0001	ТІМ		000
		#	0150
0002	LD	TIM	000
0003	OUT		0200
0004	LD		0001
0005	TIM		001
r			05
0006	TON CNA	TIM	001
0007	OUT		0201

Timing Action of TIM 000




Timing Action of TIM 001

During RUN or MONITOR modes, a timer can be set according to the contents of a channel. In the second example above, Ch 05 is connected to an external device which sets the timer value, thus providing a variable timer.

Note: Timers inside an IL/ILC loop are reset when the IL condition goes OFF. A power failure will also reset timers.

As a countermeasure against having a timer reset when there is a power failure, use a counter and an internal clock for a timer, as shown below. This kind of timer preserves the present value of the timer.



The externally set time value must be a BCD value, from 0 to 9999, or an error will occur. Although program execution will continue if a non-BCD value is used, timing accuracy cannot be expected.

Data Areas

IR, HR, LR, #

Flags

ER — The contents of the SV channel are not BCD.

4-3-2

High-Speed Timer - TIMH(15)

The high-speed timer works the same as TIM except that TIMH measures in units of 0.01 second and its set value (SV) can range from 0.00 to 99.99 seconds with an accuracy of ± 0.01 seconds.

Note: Timers inside an IL/ILC loop are reset when the IL condition goes OFF.

A power failure will also reset timers.

Key Sequence

To set a high-speed timer, enter




then the set value.

To assign a constant SV, enter



To externally set the high-speed timer value (e.g., for a variable timer),












Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	D	ata
0000	LD		0000
0001	TIMH(15)	Ţ	002
		#	0150
0002	רם	TIM	002
0003	OUT		0202
0004	LD		0001
0005	TIMH(15)		003
	•		06
0006	AND NOT	TIM	003
0007	OUT		0203





Data Areas

IR, HR, LR

Flags

The contents of the SV channel are not BCD.
Indirectly addressed DM channel is non-existent.
(DM data is not BCD, or the DM area boundary has been exceeded.)

4-3-3 Counter - CNT

CNT is a preset decrementing counter. That is, it decrements its present count value (PV) when the count input signal goes from OFF to ON.

You must provide a count input, a reset input, SV, and a counter number to use CNT. The counter number refers to an actual address in the TC area. Since this area is also shared by timers, the numbers must not be duplicated. Refer to 3-7 Timer/Counter Area - TC for the range of timer/counter numbers available.

The counter set value can range from 0000 to 9999. It must be a BCD value.

CNT retains its PV within an IL/ILC loop when the IL condition is OFF.

Key Sequence

To set a counter, enter



[N]



then the set value.

To assign a constant SV, enter



To externally set the counter value (e.g., for a variable counter), enter



[Ch]



or






[Ch]



Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Di	ata .
0000	LD		0000
0001	AND	_	0001
0002	LD		0002
0003	CNT	 	004
		#	0150
0004	LD	CNT	004
0005	OUT		0205
0006	LD .		0003
0007	LD		0004
8000	OR		0005
0009	CNT	-	005
			03
0010	LD NOT		0006
0011	OUT		0206

CNT 004 Operation



As a decrementing counter, CNT 004 produces an ON output when the PV becomes 0000. Once ON, the clock output stays ON until the reset signal turns ON. When the reset signal goes from OFF to ON, the PV is returned to the SV. While the reset signal is ON, count input signals are not accepted.

CNT 005 Operation

A counter can be externally set by specifying a channel through which the counter value in the program will be input from an external device. In the second example in the ladder diagram above, the contents of Ch 03 determine the set value of the counter in RUN and MONITOR mode. Thus, an externally connected device controls the variable setting of CNT 005 through Ch 03.

Data Areas

IR, HR, LR, #

Flags

ER — The contents of the SV channel are not BCD.

4-3-4 Reversible Counter -

The CNTR is a reversible, up-down circular counter. It increases or decreases the present value (PV) by one whenever the increment or decrement input signal, respectively, goes from OFF to ON. When both the increment and decrement input signals are ON at the same time, no counting is done.

Besides the increment and decrement input signals, you must also provide a reset input, SV, and a counter number, as with CNT. The counter number refers to an actual address in the TC area. Since this area is also shared by timers, the numbers must not be duplicated. Refer to 3-7 Timer/Counter Area - TC for the range of timer/counter numbers available.


When the reset signal is ON, the PV becomes 0000 and input signals are not accepted. When decremented from 0000, the present value (PV) is set to SV.

The counter set value can range from 0000 to 9999. It must be a BCD value.

CNTR retains its PV within an IL/ILC loop when the IL condition is OFF.

Key Sequence

To set the reversible counter, enter



then enter the set value.


To assign a constant SV, enter



To externally set the counter value (e.g., for a variable counter), enter



Example Circuit: Ladder Diagram and Mnemonic Code




			· ·
Address	Instruction	Da	ıta ,
0000	LD		0000
0001	ld		0001
0002	LD		0002
0003	CNTR(12)		006
		#	5000
0004	LĎ	CNT	006
0005	OUT.		0207
0006	LD		0003
0007	LD		0004
8000	LD		0005
0009	CNTR(12)		007
<u>.</u>			05
0010	LD NOT	CNT	007
0011	OUT		0208

Counter Operation

Incremental input

Decremental input

Counter output



Data Areas

IR, HR, LR, #

Flags

ER — Externally set SV is not BCD.

4-3-5 <u>Timer and Counter</u> <u>Application Examples</u>

Extended Timers

Extended timers can be formed by connecting TIMs in series. The following example shows two TIMs connected in series to form a 30-minute timer.




Address	Instruction	Data	
0000	ĻD		0000
0001	TIM		001
		#	9000
0002	LD	TIM	001
0003	TIM		002
		#	9000
0004	LD	TIM	002
0005	OUT		0200

TIMs can also be used in combination with CNT to form an extended timer. In the next example, TIM 001 generates a pulse every five seconds and CNT 002 counts the pulses. The total timing interval is found by:


 $\Delta T = (Timer SV + Scan Time) \times Number of Counts.$

So, this is an example of a 500-second timer.



Address	Instruction)ata
0000	LD		0000
0001	AND NOT	TIM	001
0002	AND NOT	CNT	002
0003	ТІМ		001
		. #	0050
0004	LD	ТІМ	001
0005	LD		0001
0006	CNT		002
•		#	0100
0007	ים :	CNT	002
0008	OUT		0201


Another way to make an extended timer is by using one of the internal clock pulses (see 3-3 Special Relay Area) and a counter. In the following example, the PC's internal 1-second clock pulse is combined with CNT to form a 700-second timer. If the system reset flag (SR 6115), which turns ON for one scan when the PC starts operating, is ORd (i.e., connected in parallel) to the reset input of the counter, the counting operation starts from the set value when power is applied to the PC.



Address	Instruction	Dá	ıta
0000	LD		0000
0001	AND		6302
0002	LD NOT		0001
0003	CNT		001
		#	0700
0004	ĻD	CNT	001
0005	OUT	-	0202


Cumulative Counters

An extended counter that counts higher than 9,999 can be made by programming counters in series. The following is an example of a 20,000-count counter.



Address	Instruction	Dat	a
0000	LD		0000
0001	AND		0001
0002	LD NOT		0002
0003	OR	CNT	001
0004	OR	CNT	002
0005	CNT		001
		#	0100
0006	LD	CNT	001
0007	LD NOT		0002
0008	CNT		002
,		#	0200
0009	LD	CNT	002
0010	OUT [:]		0203


ON/OFF Delay Circuit



Address	Instruction	Da	ata
0000	LD		0000
0001	TIM		001
	1	#	0050
0002	LD	-	0500
0003	AND NOT		0000
0004	TIM		002
		#	0030
0005	דס	TIM	001
0006	LD	TIM	002
	KEEP(11)		0500


One Shot Timer


The one shot timer shown below outputs a pulse for 1.5 seconds (the value of TIM 001's SV) after its input turns ON. (The duration of the ON input signal must be greater than the scan time.)



Address	Instruction	D:	ata
0000	LD		1000
0001	AND NOT	TIM	001
0002	OR		0000
0003	OUT		1000
0004	LD		1000
0005	TIM		001
		#	0015
0006	LD		1000
0007	AND NOT	TIM	001
8000	OUT		0204

Flicker Circuit





Address	Instruction	Data	
0000	LD	·	0000
0001	AND NOT	ТІМ	002
0002	TIM		001
	1	#	0010
0003	LD	TIM	001
0004	TIM		002
		#	0015
0005	LD	TIM	001
9000	OUT		0205

4-4 Data Shifting

The instructions described in this chapter all shift data, but in differing amounts and directions. Each of the shift instructions is programmed with a function code.


To input these instructions through the Programming Console, you must press the FUN key followed by the appropriate function code. Data for the operands also has to be entered where required. Refer to the key sequences for each instruction.

4-4-1


Shift Register - SFT(10)

SFT shifts the data by 1 bit in the specified channels. Both a beginning channel (B) and an end channel (E) must be specified as data. E must be less than or equal to B, and B and E must be in the same data area.

Ladder Symbol and Key Sequence




B : Beginning channel E : End channel





[E] WRITE

Example Circuit: Ladder Diagram and Mnemonic Code




Address	Instruction	Dat	la
0000 -	LD		0000
0001	LD		0001
0002	LD	_	0002
0003	AND NOT		0003
0004	SFT(10)	HR	10
		HR	10
0005	LD	HA	1005
0006	OUT		0100

In the above example, HR 10 acts as a 16-bit shift register. An ON shift pulse signal shifts the data in HR 10 one bit to the left. This moves HR 1000 to 1014 into HR 1001 to 1015 and the bit content of HR 1015 is lost. Output 0100 turns ON when the bit content of HR 1005 is 1.

	HR 1018	HR 1014	<u> </u>	HA 1001	HR 1000	П
	1/0	1/0	Γ	1/0	1/0	┑
Loss data	→ L	ĬŦ		_ T_		ala input 1/0


Timing

A reset input sets all bits to 0. The data are shifted at the leading edge of the clock input. If the HR area is used, data is retained during power failure. The content of bit 15 of channel E is lost each time the data is shifted.



Shifting More Than 16 Bits at a Time

The next example shows a 48-bit shift register which uses a 1-second clock pulse as the shift pulse signal. The contents of input 0005 are shifted across channels 28 to 30.





Data Areas


IR, HR, LR




4-4-2

Reversible Shift Register -SFTR(84) SFTR shifts data in a specified channel or series of channels to either the left or right. A beginning and end channel, B and E, must be specified, even for shifting data within a single channel. B must be less than or equal to E, and B and E must be in the same data area. Also, a control channel which contains the reset input, shift pulse input, and data input must be provided.

Ladder Symbol and Key Sequence



Control Channel Data




Control Channel Operation

When the reset input is applied to SFTA, (i.e. when bit 15 of the control channel is turned ON), all the bits of the control channel and the carry flag are cleared to 0, disabling SFTA from accepting any input.

When the data is being shifted to the left (from bit 00 toward bit 15), (bit 12 of the control channel is ON), the content of bit 13 of the control channel (data input) is transferred to bit 00 of channel B on the leading edge of the shift pulse (bit 14 of the control channel). As a result, all the data in channel B is shifted toward bit 15. At the same time, bit 15 is transferred to the carry flag.

When the data is being shifted to the right (from bit 15 to bit 00), (bit 12 of the control channel is OFF), the data input is transferred to bit 15 of channel E. As a result, all the data is shifted 1 bit toward bit 00. At the same time, the content of bit 00 of channel B is shifted to the carry flag.

Example Circult: Ladder Diagram and Mnemonic Code



Address	Instruction	Dat	a
0000	LD		0000
0001	OUT		3512
0002	LD		0001
0003	OUT		3513
0004	LD		0002
0005	DIFU(13)		5000
0006	ĻD		5000
0007	OUT		3514
8000	LD		0003
0009	OUT		3515
0010	LD		0004
0011	SFTR(84)		-
			35
		DM	010
		DM	010

Data Areas

IR, HR, LR, DM, *DM

Flags

The B and E channels are in different areas, or B > E.
Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)

CY Receives the data of bit 00 or bit 15, depending on the direction of the shift.


4-4-3


Arithmetic Shift Left -

ASL shifts a single channel of data one bit to the left, with carry (CY).

ASL(25)

Ladder Symbol and **Key Sequence**





Ch: Channel whose data is to be shifted.




Example Circuit: Ladder Diagram and **Mnemonic Code**



Address	Instruction	Da	ta
0000	FD		0000
0001	ASL(25)		
1		ÐМ	010

Example



Data Areas

IR, HR, LR, DM, *DM


Flags

Indirectly addressed DM channel is non-existent. (DM data is not BCD, or the DM area boundary has been exceeded.) Receives the data of bit 15. ON when the contents of the data channel are 0000; otherwise EQ-OFF.

Arlthmetic Shift Right - ASR(26)

ASR shifts a single channel of data one bit to the right, with carry (CY). Zero is always shifted into bit 15. In all other respects it is the same as ASL.

Ladder Symbol



Ch: Channel to be shifted

When a zero or a one is shifted into bit 15, all bits are shifted to the right and bit 00 is shifted into CY.

Example




4-4-4


Rotate Left - ROL(27)

ROL rotates a single channel of data one bit to the left, with carry (CY). ROL shifts CY into bit 00 of the specified channel, and bit 15 into CY.

Use STC(41) or CLC(41) to force-set or force-reset the contents of CY before doing a rotate operation.

Ladder Symbol and Key Sequence







Ch: Channel to be rotated

[Ch] WRITE

Channel data movement is as below:




Examipe Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data		
0000	LD		0000	
0001	HOL(27)			
		DM	010	

Example

Contents of Ch Before Rotate



Contents of Ch After Rotate

Data Areas

IR, HR, LR, DM, *DM

Flags

Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been

exceeded.)


CY ------ Receives the data of bit 15.

EQ———— ON when contents of the data channel are 0000; otherwise, OFF.

Rotate Right - ROR(28)


ROR rotates a single channel of data one bit to the right, including carry (CY). ROR shifts CY into bit 15 of the specified channel, and bit 00 into CY. Use STC(41) or CLC(41) to force-set or force-reset the contents of CY before doing a rotate operation.

Ladder Symbol




Ch: Channel to be rotated

Channel data movement is as below:



Example

Contents of Ch Before Rotate



Contents of Ch After Rotate


Data Areas and Flags

These are identical to ROL except that CY receives the data of bit 00 instead of the data of bit 15.

4-4-5


One Digit Shift Left - SLD(74) SLD left shifts data between the beginning and end channels by one digit (four bits). When channels of data are shifted with SLD, zero is written into the first digit of the beginning channel, and the leftmost digit of the end channel is lost.

Ladder Symbol and Key Sequence




B and E must be in the same data area, and E must be greater than or equal to B.

Example Circuit: Ladder Diagram and **Mnemonic Code**




Address	Instruction	Da	ta
0000	rD		0000
0001	SLD(74)		_
		DM	010
		DM	011





One Digit Shift Right -SRD(75) SRD shifts data between the beginning and end channels by one digit (four bits) to the right. Zero is written into the leftmost digit of the beginning channel and the rightmost digit of the end channel is lost.


Ladder Symbol



B: Beginning channel E: End channel

B and E must be in the same data area, and E must be greater than or equal to B.

Example



Data Areas

IR, HR, LR, DM, *DM

Flags

The B and E channels are in different areas, or B > E.
Indirectly addressed DM channel is non-existent.


(DM data is not BCD, or the DM area boundary has been exceeded.)


Note: If a power failure occurs during a shift operation across more than 50 channels, the shift operation may not be completed.

4-4-6 Word Shift - WSFT(16)

WSFT left shifts data between the beginning and end channels in channel units. Zeros are written into the beginning channel and the contents of the end channel are lost.

Ladder Symbol and Key Sequence






B: Beginning channel

E: End channel

[B] WRITE


(E) WRITE

Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Da	ıta
0000	LD		0000
0001	WSFT(16)		
		DM	010
		ĎМ	011

Example



Data Areas

IR, HR, LR, DM, *DM

Flags

ER The B and E channels are in different areas, or B > E.
Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)

4-5 Data Movement

This section describes the instructions used for moving data between data areas. Data movement is essential for utilizing all of the internal data areas of the PC. Communication in linked systems also requires data movement.

Each instruction is programmed with a function code. To input these instructions through the Programming Console, press the FUN key followed by the appropriate function code. Data for the operands also has to be entered where required. Refer to the key sequences for each instruction.


4-5-1

Move - MOV(21) Move Not - MVN(22)


MOV transfers source data (either the data in a specified channel or a fourdigit hexadecimal constant) to a destination channel.

MVN inverts the source data and then transfers it to the destination channel.

Ladder Symbols and Key Sequences




Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Da	ıta
0000	רַם		0000
0001	MQV(21)].	_
			01
	-	HR	05
0002	MVN(22)		_
		HR	05
		LR	20

In the example circuit above, when input 0000 turns ON, MOV transfers the contents of channel 01 to HR 05, and MVN inverts the contents of HR 05 and transfers them into LR 20.



Data Areas

Source	Destination
IR, SR, HR, LR, TC, DM, *DM ,#	IR, HR, LR, DM, *DM

Timers and counters cannot be designated as destinations of MOV(21) or MVN(22). However you can change a timer's PV or a counter's PV by program control with BSET(71).

Flags

ER Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)

EQ ON when source and destination channel contents are 0000; otherwise OFF.

4-5-2

Block Set - BSET(71)


ķ\-/₹.

BSET copies a channel of data or a constant number to several consecutive channels.

Both a beginning channel (B) and an end channel (E) must be specified as data. B must be less than or equal to E, and B and E must be in the same data area.

BSET can be used to change timer/counter data. (This cannot be done with MOV(21) or MVN(22).)

Ladder Symbol and Key Sequence



For BSET, enter



then the source and destination channel numbers.

- S: Source data
- B: Beginning channel
- E. End channel






[E] WRIT

Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Di	ata	
0000	0000 LD		0000	
0001	BSET(71)	I	_	
		#	1234	
	_	DM	000	
		DM	211	

Example



Data Areas

S	B and E
IR, SR, HR, LR, TC, DM, *DM, #	IR, HR, LR, DM, 'DM

Flags

ER The B and E channels are in different areas, or B > E.
Indirectly addressed DM channel is non-existent.


(DM data is not BCD, or the DM area boundary has been exceeded.)

4-5-3

Block Transfer - XFER(70)

XFER moves the contents of several consecutive source channels to consecutive destination channels.

Ladder Symbol and Key Sequence




N: Number of channels to move

S: Source beginning channel

D: Destination beginning channel

For XFER, enter



then the number of channels and the source beginning and destination beginning channel numbers.








N, the number of channels to be transferred, must be a 4-digit BCD number. Both the source and destination channels may be in the same data area, but their respective block areas must not overlap.

Example Circult: Ladder Dlagram and Mnemonic Code



Address	Instruction	Ó	ata
0000	LD		0000
0001	XFER(70)		_
		#	0003
			001
		DМ	010

Example

These 3 are the channels to be transferred.

N : #0003	s]					D]			
	\$	1	2	3	4	-	D	1	2	3	4
	\$+1	0	0	0	Ó	-	0+1	0	0	Q	0
	\$ + 2	F	F	F	F		0+2	F	F	F	F

Data Areas

N	S and D	
#	IR, LR, HR, TC, DM, *DM	

ER-

Flag

The specified number of channels to transfer is not BCD, or when added to the beginning channel number, the specified area is exceeded.


Indirectly addressed DM channel is non-existent. (DM data is not BCD, or the DM area boundary has been exceeded.)

4-5-4

Data Exchange -XCHG(73)

XCHG exchanges the data of two different channels. If you want to exchange the data between 2 blocks whose size is greater than 1 channel, use another data area as an intermediate buffer and transfer data to that area with XFER(70).

Ladder Symbol and Key Sequence



FUN 7 3 WRITE

E1: Exchange channel 1 E2: Exchange channel 2 then the exchange channel numbers.

[E2] WRITE

WRITE


[E1]

Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	ם	Data	
0000	LD		0 000	
0001	XCHG(73)			
	"		01	
. 1		DM	010	

Example



Data Areas

IR, HR, LR, TC, DM, *DM

Flag

ER Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)


4-5-5

Single Channel Distribution - DIST(80)

DIST moves one channel of data to a destination channel whose address is given by a destination base channel + an offset. That is, the offset is added to the destination base channel to determine the actual destination channel.

The offset data must be a 4-digit BCD value. Also, the final destination address must be in the same data area as the destination base channel.


Ladder Symbol and Key Sequence



S: Source data

DBs: Destination base channel

Of: Offset data



then the source and destination base channel numbers and the offset.

[S] WRITE

[DBs] WRITE

[Of] WRITE

Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Da	ata
0000	LD		0000
0001	DIST(80)		_
			01
		DМ	000
			35

In the example above, if the content of channel 35 is 5 then the destination channel is DM 005.

Data Areas

S	DB	
IR, SR, HR, LR, TC, DM, *DM ,#	IR, HR, LR, TC, DM, "DM	

Of
IR, HR, LR, TC, DM, *DM ,#

Flags

The specified offset data is not BCD, or when added to the destination base channel, the specified area is exceeded.

Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)


EQ ------ ON when source channel contents are 0000; otherwise OFF.

44-5-6 Data CollectionCOLL(81)


COLL extracts data from the source channel and writes it to a destination channel. The address of the actual source channel is determined by adding the offset to the source channel.

The offset data must be a 4-digit BCD value. Also, the final source channel must be in the same data area as the source base channel.

Ladder Symbol and Key Sequence



For COLL, enter



SBs: Source base channel

Of: Offset data

D: Destination channel

then the source base and destination channel numbers and the offset.



[Of] WRITE

[D] WRITE

Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data	
0000	רק		0000
0001	COLL(81)		
		<u> </u>	01
		DM	000
			35

In the example above, if the content of channel 35 is 5 then the source channel is DM 005.

Data Areas

SBs	Of	
IR, SR, HR, LR, TC, DM, *DM	IR, HR, LR, TC, DM, *DM, #	

D IR, HR, LR, TC, DM, *DM ER-

Fla	ag:	3
-----	-----	---

The specified offset data is not BCD, or when added to the source beginning channel, the specified area is exceeded. Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)


EQ ----- ON when source channel contents are 0000.

4-5-7


Move Bit - MOVB(82)

MOVB transfers the specified bit to another specified bit. The specifications for the source and destination bits are made in a control channel (or input as a constant) in BCD.

Ladder Symbol and Key Sequence



For MOVB, enter



then the source data and control data and destination channel number.


- S: Source data
- C: Control data
- D: Destination channel







Control Data




Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	D:	Data	
0000	LD		0000	
0001	MOVB(82)			
		DM	000	
			35	
			15	

Example



Data Areas

S	С
IR, SR, HR, LR, DM, *DM ,#	IR, HR, LR, TC, DM, *DM, #

D	
IR, HR, LR, TC, DM, "DM	•

Note: S and C can be constants within the range 0000 to FFFF.

Flag


Control data is not BCD, or is specifying a non-existent bit (i.e., bit specification must be 00 to 15).
Indirectly addressed DM channel is non-existent.
(DM data is not BCD, or the DM area boundary has been exceeded.)

4-5-8

Move Digit - MOVD(83)

MOVD moves the hexadecimal contents of the specified 4-bit source digit to the specified destination digit. Up to four digits can be transferred at one time with this instruction.


Ladder Symbol and Key Sequence



S: Source data

- C: Control data (0,1,2,3)
- D: Destination channel

For MOVD, enter



then the source data and control data and destination channel number.


[S]

S] WRITE

[C] WRI

(D) WRITE

Control Data




Note: If four digits are to be moved, and the first destination digit is "2", the data are transferred to destination digits 2, 3, 0, and then 1.

Example Circuit: Ladder Diagram and Mnemonic Code





Address	Instruction	Da	ata
0000	LD		0000
0001	MOVD(83)		-
		DМ	000
			35
		ĎМ	003


Example




Examples of Multiple Digit Transfer









Data Areas

S	С
IR, SR, HR, LR, TC, DM, *DM ,#	IR, HR, LR, TC, DM, *DM, #
·	

D	
IR, HR, LR, TC, DM, *DM	

Flag

Control data is specifying a digit other than 0, 1, 2, or 3.
Indirectly addressed DM channel is non-existent.
(DM data is not BCD, or the DM area boundary has been exceeded.)

4-6 <u>Data Comparison</u> <u>Instructions</u>


This section describes the instructions used for comparing data. Direct comparisons for equality are possible as well as range checks.

Each data comparison instruction is programmed with a function code. To input these instructions through the Programming Console, press the FUN key followed by the appropriate function code.

4-6-1 Compare - CMP(20)


CMP compares two sets of 4-digit hexadecimal data and outputs the results to the GR, EQ, and LE flags in the SR area. (Refer to 3-3-9.)

Ladder Symbol and **Key Sequence**




For CMP, enter

Transfer to the state of the state of



C1: Compare data 1 C2: Compare data 2

Example Circuit: Ladder Diagram and **Mnemonic Code**



Address	Instruction	Da	ata
0000	LD		0000
0001	OUT	TR	0
0002	CMP(20)	 	<u> </u>
	<u> </u>		010
		HR	09
0003	AND		6305
0004	OUT		0200
0005	LD	TR	Ō
0006	AND		6306
0007	Ουτ		0201
8000	LD	TR	0
0009	AND		6307
0010	OUT		0202

Data Areas

IR, SR, HR, LR, TC, DM, *DM, #

Flag	S
------	---

ER	Indirectly addressed DM channel is non-existent.		
	(DM data is not BCD, or the DM area boundary has been		
	exceeded.)		
EO	See table below.		
LE	See table below.		
GR —	See table below.		


	C1>C2	C1=C2	C1 <c2< th=""></c2<>
EQ	OFF	ON	OFF
발	OFF	OFF	ON
GR	OFF	OFF	OFF

Note: Instructions immediately preceding a compare may affect the EQ, LE, and GR flags.

4-6-2 <u>Table Compare-</u> <u>TCMP(85)</u>

TCMP compares a 4-digit value with values in a table of 16 channels. If the compare value equals a value in the table, TCMP sets the corresponding bit in the result channel.


Ladder Symbol and Key Sequence



CD: Compare data

TB: First channel of the compare table

R: Result channel




then the compare data and compare table beginning channel and result channel.




[R] WRITE

If, for example, the contents of channel TB equals CD, bit 00 of the result channel is set to 1. If not, bit 00 will be cleared to 0.

Example



Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data	
0000	LD ·		0000
0001	TCMP(85)	·	
		}	01
		DM	000
			35

In the example above, when input 0000 turns ON, the contents of channel 01 are compared with each of the channels from DM 000 to DM 015. Where the two sets of data are equal, TCMP sets the corresponding bit of channel 35. When the data does not match a channel in the table, a "0" is written to the corresponding bit in channel 35.

Data Areas

CD	TB and R
IR, SR, HR, LR, TC, DM, *DM, #	IR, HR, LR, TC, DM, *DM

Flags

The compare table (i.e., TB through TB + 15) exceeds the data area.

Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)

4-7
<u>Data Conversion</u>
<u>Instructions</u>

The conversion instructions convert channel data that is in one format into another format and output the converted data to specified output channel(s).


Each data conversion instruction is programmed with a function code. To input these instructions through the Programming Console, press the FUN key followed by the appropriate function code.

4-7-1


BCD to Binary - BIN(23)

BIN converts four-digit, decimal data in one channel into 16-bit binary data, and outputs the converted data to a result channel.

Example




Ladder Symbol and Key Sequence



S: Source channel R; Result channel

For BIN, enter




then the source and destination channel numbers.





Example Circuit: Ladder Diagram and Mnemonic Code



Address	instruction	Da	ta
0000	LD		0000
0001	BIN(23)		_
			10
	-	HR	20

In the example above, when input 0000 turns ON, the BCD contents of channel 10 are converted into binary format and are then output to HR 20.

Data Areas

s	R
IR, SR, HR, LR, TC, DM, ⁺DM	IA, HR, LR, DM, *DM

Data Conversion Instructions	saoitapatan: SECTION
Flags ER ——	The contents of the source channel are not BCD. Indirectly addressed DM channel is non-existent. (DM data is not BCD, or the DM area boundary has been exceeded.)


→ ON when the contents of the result channel are 0000.

4-7-2


Binary to BCD - BCD(24)


The BCD (binary-to-BCD conversion) instruction converts 16-bit binary data in one channel into four-digit, decimal data, and outputs the converted data to another channel.

Example



Ladder Symbol and Key Sequence





S: Source channel


R: Result channel

then the source and destination channel numbers.



[R] WAITE

Example Circult: Ladder Diagram and Mnemonic Code



Address	Instruction	Da	Data	
0000	LD		0000	
0001	BCD(24)			
			10	
	"	LR	20	

In the example above, when input 0000 turns ON, the binary contents of channel 10 are converted into BCD format and are then output to LR 20.

Data Areas

S	R
IR, SR, HR, LR, TC, DM, *DM	IR, HR, LR, DM, 'DM

Flags

ER Result channel overflow (i.e, contents of R > 9999).
Indirectly addressed DM channel is non-existent.
(DM data is not BCD, or the DM area boundary has been exceeded.)
EQ ON when the contents of the result channel are 0000.

Note: When the contents of the source channel exceed "270F", the converted result exceeds "9999", and the instruction is not executed. When the instruction is not executed, R remains unchanged.


4-7-3

4-to-16 Decoder -


MLPX(76)

MLPX converts up to four, 4-bit hexadecimal values in the source channel into decimal numbers from 0 to 15 and then in the destination channel(s) turns ON the bit(s) that corresponds to the converted values. If more than one source digit is specified, then a single bit will be set to 1 in each of the corresponding destination channels.

Ladder Symbol and Key Sequence



For MLPX, enter



then the source channel, digit designator and result channel.

S: Source channel

Di: Digit designator


RB: Result beginning channel

[S] WRITE


[Di] WRITE

[AB] WRITE

Digit Designator




Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Da	Data	
0000	ĽĎ		0000	
0001	MLPX(76)		_	
		LR	00	
		HR	10	
		DМ	010	

Decoding Multiple Digits

When decoding multiple digits, the first digit to be converted, as specified by Di, will be the first digit in the final output. For example, if the number of digits specified is "3", and the first digit is "2", the data are transferred from digits 2, 3, 0, and then 1.



Data Areas

S	Di
IR, SR, HR, LR, TC, DM, *DM,	IR, HR, LR, TC, DM, DM, #

RB	
IR, HR, LR, DM, *DM,	

Note: Be sure that (RB + n), the specified destination plus the number of digits you are decoding, does not exceed the data area.

Flags

Incorrect digit designator, or RB+1 to RB+3 exceed the data area.

Indirectly addressed DM channel is non-existent. (DM data is not BCD, or the DM area boundary has been exceeded.)


4-7-4

16-to-4 Encoder -

DMPX(77)

DMPX determines the position of the highest ON bit in the specified source channel, encodes it into single-digit binary data, then transfers the result to the specified digit in the destination channel. Up to four digits (from four consecutive source channels) may be encoded and the digits written to the result channel.

Ladder Symbol and Key Sequence



SB: Source beginning channel

R: Result channel Di; Digit designator






then the source, destination and digit designator data.









Digit Designator



Example Circuit: Ladder Diagram and Mnemonic Code




Address	Instruction	Data	
0000	LD		0000
0001	DMPX(77)		_
			01
_		DΜ	010
		HR	10





Encoding Multiple Digits

When encoding multiple digits, the first channel to be converted, as specified by Di, will be the first digit in the final output. For example, if the number of digits specified is "3", and the first digit is "2", the data are transferred to digits 2, 3, 0, and then 1.



Data Areas

S	R
IR, SR, HR, LR, TC, DM, *DM,	IR, HR, LR, TC, DM, *DM,
DI	

DI IR, HR, LR, DM, *DM, #

Note: Be sure that SB + n, the specified source channel plus the number of values to be encoded, does not exceed the data area.

Flags

ER ——— Incorrect digit designator data, or SB+1 to SB+3 cross over a data area boundary.

Indirectly addressed DM channel is non-existent. (DM data is not BCD, or the DM area boundary has been exceeded.)

Contents of the source input channels (SB, SB+1, SB+2, and SB+3) are 0000.


4-7-5

7-Segment Decoder -

SDEC converts 4 bits of 16-bit data into 8-bit data for 7-segment display.

SDEC(78)

Ladder Symbol and Key Sequence



For SDEC, enter



then the source, destination and digit designator data.

S: Source channel Di: Digit designator


DB: Destination beginning channel




[Di] WRITE

[DB] WRITE

Digit Designator




Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data	
0000	LD		0000
0001	SDEC(78)		_
		ĎМ	010
		HR	05
			20


ক

Example



Encoding Multiple Digits

When encoding multiple digits, the output area available is three channels long, ending at channel DB+2. The encoded data is written sequentially into the channels beginning with the upper or lower half of DB depending on the designated information.



Data Areas

S	Di
IR, SR, HR, LR, TC, DM, *DM,	IR, HR, LR, TC, DM, *DM, #

DB
IR, HR, LA, DM, *DM

Note: Be sure that (DB + n), the specified destination channel plus the number of digits you are decoding, does not cross a data area boundary.

Flags

ER Incorrect digit designator, or DB+1 to DB+3 exceed the data area.

Indirectly addressed DM channel is non-existent.
(DM data is not BCD, or the DM area boundary has been exceeded.)

√4-8 ... «BCD Calculation Instructions

The BCD calculation instructions - INC, DEC, ADD, SUB, MUL, DIV, FDIV, and ROOT - all perform arithmetic operations on BCD data.

For INC and DEC the input and output channels are the same. That is, the contents of their input channels are overwritten with the instruction results.

STC and CLC, instructions which set and clear the carry flag, are included in this group because most of the BCD operations make use of the carry flag in their results. Binary arithmetic and shift operations also use the carry flag.

Note: The addition and subtraction instructions use CY in the calculation as well as in the result. Be sure to clear CY if it is not required in the calculation.

Each BCD calculation instruction is programmed with a function code. To input these instructions through the Programming Console, you must press the FUN key followed by the appropriate function code.

4-8-1

Increment - INC(38)

INC increments 4-digit BCD data by one, without carry (CY).

Ladder Symbol and Key Sequence

INC(38)

Ch: Data channel

FUN 3 8 WRITE

WRITE

[Ch] WRITE

Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data	
0000	LD		0000
0001	INC(38)		_
		DM	010

INC Operation

When input 0000 turns ON, 1 is added to the contents of DM 010. The incremented result is then output to DM 010. Until input 0000 goes OFF, the contents of DM 010 will be incremented on every scan.

Data Areas

IR, HR, LR, DM, *DM

Flags

ER ——— The data to be incremented is not BCD.

Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been

exceeded.)

EQ ----- ON when the incremented result is 0.


一、一、このからないのではないのです。


4-8-2

Decrement - DEC(39)

DEC decrements 4-digit BCD data by 1, without carry. DEC works the same way as INC except that it decrements the value instead of incrementing it.

Ladder Symbol and Key Sequence





WRITE

[Ch]

Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Da	ıta
0000	LD		0000
0001	DEC(39)		_
		DM	010

DEC Operation

When input 0000 turns ON, 1 is subtracted from the contents of DM 010. The decremented result is then output to DM 010. Until input 0000 goes OFF, the contents of DM 010 will be decremented on every scan.

Data Areas

IR, HR, LR, DM, *DM

Flags

ER The data to be decremented is not BCD.
Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been

exceeded.)


EQ — ON when the decremented result is 0.

4-8-3

Set Carry - STC(40)
Clear Carry - CLC(41)

STC(40) sets the carry flag, CY (i.e., assigns a "1" to CY). CLC(41) clears the carry flag, CY (i.e, assigns a "0" to CY).

Ladder Symbols and Key Sequence



The carry flag is affected by the following instructions:

Instruction	FUN	Meaning of Carry Flag Value			
and doctor	70,4	1	0		
ADD	30	There was an overflow in the result of an addition operation.	No overflow occurred.		
SUB	31	Subtraction result < 0 (Output as 10's complement)	Subtraction result > 0		
ASL	25	Before shifting, bit 15	Before shifting, bit 15		
ROL	27	was ON,	was OFF.		
ASR	26	Before shifting, bit 00	Before shifting, bit 00		
ROR	28	was ON.	was OFF.		
SETR	94	If right-shifting: bit 00 was ON	Bit 00 was OFF.		
JEIN	84	If left-shifting; bit 15 was ON	Bit 15 was OFF.		
STC	40	STC execution			
CLC	41		CLC execution		
END	01		END execution.		


Note: CY is included in the calculations for addition, subtraction and shift instructions. If CY is not required, you should execute CLC before any addition, subtraction, or shift operation. Simply connect CLC to the same input as the instruction it precedes.

4-8-4


BCD Add - ADD(30)

ADD totals two 4-digit BCD values and outputs the result to the specified channel.

Ladder Symbol and Key Sequence



For ADD, enter




then the two operands and the output channel.

Au: Augend Ad: Addend R: Result channel






Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data	
0000	LD		0000
0001	CLC(41)		
0002	ADD(30)		
			28
		#	1117
		HR	07

In the example above, when input 0000 turns ON, the BCD data of channel 28 (i.e, 2800 - 2815) and the constant value 1117 are added with carry, and the 4-digit result is output to HR 07. Add will set the carry flag if there is an overflow in the resulting sum.

153 + 1117 = 1,270



CY: 0. . . (The resulting sum did not overflow 4 digits)

ER-

Data Areas

Au and Ad	R
IR, SR, HR, LR, TC, DM, *DM , #	IR, HA, LR, DM, *DM

→ ON when the resulting sum is 0.

Flags

One or both of the channels to be added are not BCD.
Indirectly addressed DM channel is non-existent.
(DM data is not BCD, or the DM area boundary has been exceeded.)


Indicates a carry in the result.

4-8-5


BCD Subtract - SUB(31)

SUB subtracts one 4-digit BCD value from another, with carry, and outputs the result to the specified result channel.

Ladder Symbol and Key Sequence



Mi: Minuend Su: Subtrahend R: Result channel



then the two values to be added and the output channel








SUB Input Data and Output Result

Data	SUB Result	CY	EQ
Mi>Su	R = Mi - Su	_ 0	0
Mi=Su	R = 0	0	1
Mi <su< td=""><td>R = Mi + (10000-Su)</td><td>1</td><td>0</td></su<>	R = Mi + (10000-Su)	1	0


Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data	
0000	LD	-	0000
0001	CLC(41)		_
0002	SUB(31)	:	
			01
		LR	20
		HR	05

※ないの様かないところとのといるのではないないないのできる

In the example above, when input 0000 turns ON, the 4-digit BCD data in LR 20 (i.e., LR 2000 to LR 2015) is subtracted from the 4-digit BCD data in channel 01, with carry, and the 4-digit result is output to HR 05.



Data Areas

	(T)*
Mi and Su	R 设施数
IR, SR, HR, LR, TC, DM, *DM ,#	IR, HR, LR, DM, *DM, #

Flags


Note: Be sure to clear the carry flag with CLC if it is not required before executing SUB, and check the state of CY after doing a subtraction with SUB. If CY is turned ON as a result of SUB, the negative data is output as its 10's complement. To convert the output result to its absolute value, subtract the value in the result channel from the constant 0.


4-8-6

BCD Multiply - MUL(32)


MUL multiplies two 4-digit BCD values together and outputs the result to the specified channels. Two channels are required for the output result.

Ladder Symbol and Key Sequence





Example Circuit:
Ladder Diagram and
Mnemonic Code





Address	Instruction	Dai	a	
0000	·LD		0000	
0001	MUL(32)			
			37	
		DM	005	
		HR	07	

In the example above, when input 0000 turns ON, the BCD data in channel 37 is multiplied with the BCD data in DM 005, and the 8-digit result is output to HR 07 and HR 08.

Example

 $3,356 \times 25 = 83,900$





A.	r1 ; 1	4FI ()	8		A:H	R O	,
0	o	٥	8	3	9	0	0

Data Areas

Md and Mr	R
IR, SR, HR, LA, TC, DM, *DM , #	IR, HR, LR, DM, *DM

Flags

The contents of the Md and/or the Mr channels are not BCD.
Indirectly addressed DM channel is non-existent.
(DM data is not BCD, or the DM area boundary has been exceeded.)


EQ — ON when the result is 0.

4-8-7

BCD Divide - DIV(33)


DIV divides a 4-digit BCD number by another and outputs the result to the specified channel. Two channels, one for the quotient and one for the remainder, are required for the result.


Ladder Symbol and **Key Sequence**



Dd: Dividend Dr: Divisor

R: Result channel






then the operands and the output beginning channel.


[Dd] WRITE

[Dr] WAITE

[A] WRITE




Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Dat	ta
0000	LD	-	0000
0001	DIV(33)		_
			20
		LR	00
<u> </u>		DM	250

有多年十九十二年 医多种性 医多种性 医多种性 医多种性 医多种性

Example



Data Areas

Dd and Dr	R	
IR, \$R, HR, LR, TC, DM, *DM , #	IR, HR, LR, DM, DM	

Flags

The contents of the Dd and/or the Dr channels are not BCD.
Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)

EQ ----- ON when the result is 0.


4-8-8

Floating Point Divide - FDIV(79)


FDIV divides a floating point value by another and outputs a floating point result. The dividend, divisor and resulting quotient each require two channels (8 digits).

To represent the floating point values, the rightmost seven digits are used for the mantissa and the leftmost digit is used for the exponent.

Ladder Symbol and Key Sequence



Exponent Digit



The valid range for both the input and result data is 0.0000001 x 10 $^{-7}$ to 0.9999999 x 10 7 . The resulting quotient is truncated to 7 digits.

BCD Calculation instructions

Example Circuit: Ladder Diagram and Mnemonic Code



	g-	and the first	
Address	Instruction LD	Data	
0000			0000
0001	FDIV(79)		
		DМ	100
· <u></u>		НА	20
		LR	30

Example

 $0.567 \times 10^{-2} + 0.1234567 \times 10^{-3} = 0.4592703 \times 10^{-2}$

Dd+1 : DM 101	Dd : OM 100	
A 5 6 7	0 0 0 0	0.5670000 x 10 ⁻²
Or+1 : HR 21	Dr : HR 20	
B 1 2 3	4 5 6 7	0.1234567 x 10 ⁻³

R+1:LR 31 R:LR 30 2 4 5 9 2 7 0 3 0.4592703 x 10²

proponential digit: A:(1010) 10 ^q B:(1011) 10 ^q 2:(0010) 10²

Data Areas

Dd and Dr	R	
IR, SR, HR, LR, TC, DM, *DM	IR, HR, LR, DM, *DM	

Flags

ER——— The divisor, Dr, is 0.

Contents of Dd, Dd +1, Dr, or Dr + 1 channels are not BCD.
Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)

EQ——— ON when the resulting quotient (channels R and R+1) is 0.


4-8-9

11.75

Square Root - ROOT(72)


ROOT computes the square root of an 8-digit BCD value and outputs the truncated 4-digit integer result to the specified channel.

Ladder Symbol and Key Sequence



Sq: Source data beginning channel no.

R: Result channel




then the input beginning channel number and the output channel number.



[R] WRITE


Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data	
0000	LD		0000
0001	ROOT(72)		_
		DM	000
			01

Example

 $\sqrt{63,250,561} = 7,953$ (approximately)



7953.0221...

Decimal part is truncated

Data Areas

Sq	R	
IR, SR, HR, LR, TC, DM, *DM	IR, HR, LR, DM, "DM	

Flags

ER Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)

The source data is not BCD.

EQ ----- ON when the result is 0.

4-9 Logic Instructions

The logic instructions - COM, ANDW, ORW, XORW, and XNRW - perform logical operations on channel data.


Each logic instruction is programmed with a function code. To input these instructions through the Programming Console, press the FUN key followed by the appropriate function code.

4-9-1

Complement - COM(29)

COM inverts single channel data. That is, COM clears all ON bits and sets all OFF bits in the channel specified.


Ladder Symbol and Key Sequence



are to be inverted.

Ch : Channel whose contents

For COM, enter



then the channel whose contents are to be inverted.

[R]



Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data	
0000	LD		0000
0001	COM(29)		_
		HR	00

AND THE STATE OF THE PARTY OF T

Example

Ch: 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1

Ch: 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0

Data Areas

Ch IR, HR, LR, DM, *DM,

Flags

ER Indirectly addressed DM channel is non-existent.

(DM data is not BCD; or the DM area boundary has been exceeded.)

EQ ----- ON when all bits of the result are 0.


4-9-2 Logical AND - ANDW(34)

ANDW logically AND's two 16-bit data values and outputs the result to the wall specified channel.

Ladder Symbol and Key Sequence

_	ANDW(34)
	11
	12
	Ħ

For AND, enter



then the two operands and the output channel,

I1: Input 1 12: Input 2

R: Result channel no.

[11] WRITE

[12] WAITE

[A]

ANDW sets the corresponding bit in the output channel only when the corresponding bits in both inputs are 1.


l1	l2		R
1	1	\uparrow	1
1	0	1	0
0	1	Ţ	0
0	0	→	0

Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Dat	a	
0000	rD		0000	
0001	ANDW(34)			
	· · · · · · · · · · · · · · · · · · ·		10	
		LR	1 1	
		DM	012	

Example



Data Areas

l1 and l2	R
IR, SA, HR, LR, TC, DM, *DM, #	IR, HR, LR, DM, *DM

Flags

ER Indirectly addressed DM channel is non-existent.


(DM data is not BCD, or the DM area boundary has been exceeded.)

EQ ------ ON when all bits of the result are 0.

4-9-3 Logical OR - ORW(35)

ORW logically OR's two 16-bit values and outputs the result to the specified channel.

Ladder Symbol and Key Sequence




A bit in the output channel will be 1 if one or both of the corresponding bits in the input data are 1.

[R]

l1	12		R
1	1	>	1
1	0	\longrightarrow	1
0	1	\rightarrow	1
0	0	\rightarrow	0

Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data	3
0000	LD		0000
0001	ORW(35)		_
			01
		LR	11
	,	Dм	012

Example 390 c

	15															οQ	
It Ch:	1	Q	0	1	1	0	0	1	1	0	٥	1	1	0,	0	1	

Data Areas

l1 and l2	R
IR, SR, HR, LR, TC, DM, *DM, #	IR, HR, LR, DM, *DM

Flags

ER _____ Indirectly addressed DM channel is non-existent.


(DM data is not BCD, or the DM area boundary has been exceeded.)

EQ ---- ON when all bits of the result are 0.

4-9-4


Exclusive OR -XORW(36) XORW exclusively OR's two 16-bit data values and outputs the result to the specified channel.

Ladder Symbol and Key Sequence



11: Input 112: Input 2

R: Result channel



then the two operands and the output channel.







A bit in the output channel will be 1 only when the corresponding bits in the input channels differ.

11	12		R
1	1	\rightarrow	0
Ö	1	\rightarrow	1
1	0	\rightarrow	1
0	0	\rightarrow	0


Example Circuit: Ladder Diagram and Mnemonic Code




Address	Instruction	Data	
0000	TD.		0000
0001	XORW(36)		
			10
		LR	11
		ĎМ	012

のでは、10mmのでは、

Example



15 00 12 Ch: 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1



Data Areas

I1 and I2	R
IR, SR, HR, LR, TC, DM, *DM, #	IR, HR, LR, DM, ⁺DM

Flags

ER ——— Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)


EQ ----- ON when all bits of the result are 0.

4-9-5

Exclusive NOR - XNRW(37)


XNRW exclusively NOR's two 16-bit data values and outputs the result to the specified channel.

Ladder Symbol and Key Sequence



Fo

For XNRW, enter



then the two operands and the output channel.

11: Input 1 12: Input 2

R: Result channel

[11] WRITE


[12] WRITE

[R] WATE

A bit in the output channel will be 1 only when the corresponding bits in the input channels are the same.


l1	12		R
1	1	\rightarrow	1
0	1	\rightarrow	0
1	0	\rightarrow	0
0	0	<u></u>	1


Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Dat	a
0000	LD		000
0001	XNRW(37)		_
			10
		LR	11
•		DM	012

Example





Data Areas

l1 and l2	R
IR, SR, HR, LR, TC, DM, *DM, #	IR, HR, LR, DM, *DM

Flags

ER Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)

EQ ----- ON when all bits of the result are 0.

4-10 Special Instructions


This section details the operation of the four special purpose instructions: FAL, FALS, WDT, and IORF.

4-10-1

:Failure Alarm - FAL(06)
Severe Failure Alarm FALS(07)

FAL and FALS are diagnostic instructions which output an 8-bit BCD error code to the FAL output area. The error codes, FAL numbers 00 to 99, are arbitrarily assigned. FAL 00 sets the FAL area to 00 and is used for clearing other FAL codes. Note that there are also FAL and FALS calls made by the system. The error codes output by these calls are all greater than 99.

Ladder Symbols and Key Sequence



FAL Output Areas



FAL lights the warning indicator lamp on the front panel of the CPU but program execution continues. FALS, however, lights the error indicator lamp and stops the CPU, suspending program execution.

: Resetting FAL Output


A maximum of three FAL error codes can be retained. To reset the FAL area execute FAL 00. Each time FAL 00 is executed another FAL error retained in memory is output to the FAL area.

Note that other alarms and failure indications, such as battery error and I/O errors, are also output to the FAL area.

Resetting FALS output

To reset the FALS output, remove the cause of the FALS error and then perform Error/Message Read (See 2-3-9) through the Programming Console.

Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data	3
0000	LD		0000
0001	FAL(06)		01
0002	LD	NOT	0000
0003	FAL(06)		00
0004	ב	1	0002
0005	FALS(07)	1111111	03

In the above example, when input 0000 turns ON because of some error condition, a FAL 01 code is output to the FAL area and the warning lamp on the front panel of the CPU lights. When input 0000 turns OFF, FAL 00 is executed and the FAL area is cleared.

Data Areas

N1	N2
00 to 99	01 to 99

発展を表現するとのできるというできるというできるというという。

4-10-2

Set Watchdog Timer - WDT(94)

WDT changes the value of the watchdog timer (automatically set by the system to 130 ms). When the scan time exceeds the value of the watchdog timer, the system generates a FALS 9F and the CPU stops.

The value of the watchdog timer can be increased or decreased in units of 100ms. The number of 100-ms units is specified by T. T must be in the range $0 \le T \le 63$.

Т	Set Value of Watchdog Timer
00	130 ms
01	130 to 230 ms
02	230 to 330 ms
03	330 to 430 ms
•	·
Τ	130 + 100(T-1) to 130 + 100T

Warning

If the scan time exceeds 6,500 ms, a FALS 9F will be generated and the system will halt.

Ladder Symbol and Key Sequence



For WDT, enter



WRITE

Example Circuit: Ladder Diagram and Mnemonic Code



		
Address	Instruction	Data
0000	רט	0000
0001	WDT(94)	02


In the above example, when input 0000 turns ON, WDT sets the value of the watchdog timer to the range 230 to 330 ms.

4-10-3 I/O Refresh - IORF(97)


IORF refreshes the specified I/O channels. Channels are refreshed as whole units.

I/O channels are normally refreshed once every scan (an END refresh), but with IORF a selected group of channels can be refreshed at any time during a scan.

Ladder Symbol and Key Sequence



B: Beginning channel E: End channel



and then the beginning and end channel numbers.



[E]

B and E must be channels in the I/O section of the IR area, and E must be greater than B.

Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data
0000	LD	0000
0001	ЮRF(97)	
i		10
		14

Time Required to Execute IORF

 $T_{IORE} = 120 \mu s$ (fixed) + 45 μs x (no. of channels refreshed.)

IORF is available only for refreshing I/O Units that are directly connected to the CPU or to Expansion I/O Racks. IORF cannot be used to refresh Remote I/O Slave Units or Optical Transmitting I/O Units.

Data Areas

8 and E	
IR 00 to IR 31	

4-11 Intelligent I/O Instructions


The intelligent I/O instructions are used for input/output operations with Intelligent I/O Units, such as an ASCII Unit.

4-11-1


Intelligent I/O Write -WRIT(87)

WRIT transfers channel data through a dedicated I/O channel and sequentially writes the data to the memory area of an Intelligent I/O Unit.

Ladder Symbol and Key Sequence



For WRIT, enter



N: Number of channels to transfer

S: Source beginning channel

D: Destination I/O channel

[S] WRITE

[N]

[D] WRITE


Example Circuit: Ladder Diagram and . Mnemonic Code



Address	Instruction	D	ata
0000	FD.		0000
0001	WRIT(87)		
			01
		DM	010
			04


When input 0000 turns ON, the contents of channels DM 010 through 014 are transferred to channel 04 which is assigned to an Intelligent I/O Unit.

Example




Application Example

Products are carried along a conveyor to a scale where they are weighed. When 100 products are weighed, the weight data is transferred to the Intelligent I/O Unit.



Ladder Diagram and Mnemonic Code



Address	Instruction	Da	ata
0000	LD		0000
0001	LĎ	CNT	010
0002	CNT		010
	,	#	0100
0003	LD		0000
0004	DIFU(13)		3200
0005	LD		3200
0006	INC(38)		
		DM	000
0007	MOV(21)		
			002
	•	*DM	000
8000	LD	CNT	010
0009	OR		3200
0010	AND.NOT		3201
0011	OUT	TR.	0
0012	OUT		3200
0013	WRIT(87)		_
		#	0100
		МŪ	001
			003
0014	AND		6306
0015	OUT		3201
0016	OUT		0100
0017	BSET(71)		_
		#	0000
		DM	000
		DM	100
0018	LD	TR	0
0019	AND		6303
0020	OUT		0101

Data Areas

N	S
IR, HR, LR, TC, DM, *DM ,#	IR, HR, LR, TC, DM, "DM

	D
IR (I/O	channel only)

Flags


Note: If an Intelligent I/O Unit is busy and unable to receive data, the writing will take place during the next scan. To make sure that WRIT execution has completed, check the EQ flag.

4-11-2

Intelligent I/O Read -READ(88)

READ reads data from the memory area of an Intelligent I/O Unit and transfers it through a dedicated I/O channel to the destination channels.

Ladder Symbol and Key Sequence



- N: Number of channels to transfer
- S: Source I/O channel
- D: Destination beginning channel

(S) WRITE

[D] WRIT

Example Circuit: Ladder Diagram and Mnemonic Code




Address	Instruction	D:	ata
0000	LD		0000
0001	READ(88)		
			01
			03
		DM	010

WRITE

8

When input 0000 turns ON, the contents of the memory area of the Intelligent I/O Unit are sequentially read to I/O channel 03 and then transferred to channels DM 010 through 014.

Example



If the data cannot be sent or the Intelligent I/O Unit is busy, the reading will take place during the next scan.

To make sure that READ execution has completed, check the EQ flag.

Data Areas

N	S
IR, HR, LR, TC, DM, *DM ,#	IR (I/O channel only)

D	
IR, HR, LR, TC, DM, *DM	

Flags


4-12 SYSNET Instructions

The SYSNET instructions are used for communicating with devices linked to the PC through SYSNET.

4-12-1 Send - SEND(90)

SEND sends data to a device linked through SYSNET.

Ladder Symbol and Key Sequence



Control Data

Channel	Bits 15 to 8	Bits 7 to 0	
С	Number of cha (4-digit he	inels (0 to 1000) (adecimal)	
C+1	Destination NSB/NSU (0,1)	Network number 0 to 255 (2-digit hexadecimal)	
C+2	Destination Board Number (0,1,2)	Destination Node No. 0 to 127 (2-digit hexadecimal)	


NSB: Network Service Board NSU: Network Service Unit

NSB, NSU and the board number are all normally set to 0. Refer to the SYSNET Link System manual for details.

SEND takes the specified number of channels of data, starting with the source beginning channel S, sends them to node N, and writes the data to the destination channels beginning at channel D.

When the node number is set to 0, data is sent to all linked PC and personal computer nodes.

Example



Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Data		
0000	ĽĎ		0000	
0001	SEND(90)	_		
			01	
		LR	20	
		DM	010	

When input 0000 turns ON, data from channels 01 to 05 is sent and written to channels LR 20 through 24 of Node No. 10.

The data sent is that which is present when SEND is executed.

Use the SYSNET Error and Run Flags (see Section 3-3-11) to check whether or not the send operation finished.

Data Areas

S	D and C
IR, SR, HR, LR, TC, DM, *DM	IR, HR, LR, TC, DM, *DM

Flags

ER——The specified node number > 127.

Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)

The data sent overflows the data area boundaries.


There is no SYSNET Link Unit.

4-12-2

Receive - RECV(98)

RECV receives data from a device linked through SYSNET.

Ladder Symbol and Key Sequence



The specified number of channels of data sent from node N, beginning with the source channel S, are written to the requesting PC's destination channels beginning at D.


Control Data

Channel	Bits 15 to 8	Bits 7 to 0
c	Number of chan (4-digit hex	
C+1	Destination NSB/NSU (0,1)	Network number 0 to 255 (2-digit hexadecimal)
C+2	Destination Board Number (0,1,2)	Destination Node No. 0 to 127 (2-digit hexadecimal)

NSB: Network Service Board NSU: Network Service Unit

NSB, NSU and the board number are all normally set to 0. Refer to the SYSNET Link System Manual for details.

Example



Example Circuit: Ladder Diagram and Mnemonic Code



Address	Instruction	Da	ıta
0000	LD		0000
0001	RECV(98)		
			01
		LR	20
		DM	010

When input 0000 turns ON, channels LR 20 to 24 on the requesting PC receive the data from channels 01 to 05 which are assigned to node number 10.

Use the SYSNET Error and Run Flags (see Section 3-3-11) to check whether or not the receive operation finished.

Data Areas

S	D and C
IR, SR, HR, LR, TC, DM, *DM	IR, HR, LR, TC, DM, "DM

Flags

ER——— The specified node number > 127.

Indirectly addressed DM channel is non-existent.

(DM data is not BCD, or the DM area boundary has been exceeded.)

The data sent overflows the data area boundaries.

There is no SYSNET Link Unit.


4-12-3 About SYSNET Send and Receive Operations

SYSNET send and receive operations are based on command/response processing. That is, the transmission does not complete until the requesting node acknowledges a response from the target node. Note that the SYSNET Run Flag is not set (to 1) until the first END after the transmission is completed. Refer to the SYSNET Link Unit manual for details about command/response operations.


A SYSNET send or receive instruction is executed only once, however multiple send/receive instructions are permitted. To coordinate the error-free execution of SYSNET send and receive instructions, use the SR dedicated input control flags as described in the following table.

SR Flag	Functions			
RUN Flag (SR 6004)	0 during SEND/RECV execution (including command response processing).			
	0 following normal completion of SEND/RECV (i.e, after reception of response signal)			
ERROR Flag (SR 6003)	1 after an unsuccessful SEND/RECV attempt. Error status is maintained until the next SEND/RECV occurs.			
	Error types: Timeout Error (command/response time > 1 sec) SEND/RECV Data Error			

Timing



SYSNET Programming Example: Multiple SEND/RECV To guarantee successful SEND/RECV operations, your program must have exclusive control of the SYSNET RUN and ERROR Flags.



SYSNET SEND Controls

Transfer 10 channels of data, starting from DM 010 of the requesting PC, to Node No. 3 starting at DM 020.

DM 000	0	0	0	A_	Number of channels of date to transfer
OM 001	0	٥	0	0	Destination - NSB
DN 002	a	0	0	ָב	Cestination Node Number = 3

SYSNET RECV Controls
Starting at LR 10 of the requesting PC, 16 channels of data from Node No. 126, starting from HR 10, will be received.

DM 000	0	0	. 1	0	Number of channels of data to transfer
DM 004	0	1	0	. 0	Destination = NSU
DM 005	Ō.	1	7	E	Destination Soard Number = 1
					Dentination Mode Number 3

SECTION 5 Scan Time and I/O Response Time

One of the most important factors when designing a PC-based control system is timing. How long does it take the PC to execute all the instructions in the program? How long does it take the PC to produce a control output in response to an input signal? For accurate system operations, these values must be known.

Although the scan time of the PC can be automatically calculated and monitored by the Programming Console, it is important to understand the concept of timing when designing and programming a control system.

The purpose of this section is to explain what scan time and I/O response time are, and to show how to calculate these quantities. Instruction execution times are listed in 5-3.


5-1 Scan Time and System Reliability

When the PC executes the program in its memory, a series of operations are performed inside the PC. These internal operations can be broadly classified into four categories:

- Overseeing processes, such as watchdog timer resetting and diagnostic operations
- 2. Data input and output
- Instruction execution
- 4. Peripheral device command servicing

Scan time is the total time required for the PC to perform all of the above operations. The duration of the scan time differs depending on the configuration of the system, the number of I/O points, the programming instructions used, and whether or not peripheral devices are connected.

The average, maximum, and minimum scan times can be displayed on the Programming Console display (refer to 2-3-8).



¹ The program address counter is used by the PC to control execution of the program. It must be reset to zero so that the program will be executed from the beginning.

Within the PC, the watchdog timer measures the scan time and compares it to the set value of the watchdog timer. If the scan time exceeds the set value of the watchdog timer, a FALS 9F error is generated and the CPU stops. (Refer to 4-10-2 Set Watchdog Timer.)

Even if the scan time does not exceed the set value of the watchdog timer, a large scan time can adversely affect the accuracy of system operations as shown in the following table.

Scan Time (ms)	Possible Adverse Affects		
> 10 High-speed timer TIMH malfuncti			
> 20	0.02-second clock pulse malfunction		
> 100	0.1-second clock pulse malfunction		
> 200 0.2-second clock pulse malfunction			
> 6500	FALS 9F generated and the system halts		

The flowchart opposite illustrates the sequence of internal operations for the PC and the following table lists the time required for each internal operation.

		Process	Execution Time	
Overseeing processes	(1)	Resets watchdog timer Checks I/O bus Checks scan time Checks program memory	1.4 ms (fixed)	
I/O Unit refreshing	(2)	Reads input data and updates IR input bits Writes IR output data to Output Units	0 to 0.64 ms 20 μs / channel (16 points)	
Remote I/O processing	(3)	Reads Remote Input Unit data to IR area Writes data from IR area to Remote Output Units	0 to 4.64 ms 1 ms / CPU-rack-mounted Master + 20 μs / channel on the Slave Rack(s).	
Instruction execution	(4)	Executes user program instructions	Total of instruction execution times. Differs depending on size of program and instructions used. (see 5-3 Instruction Execution Times).	
PC Link servicing	(5)	Transfers the data of the LR area to the PC Link Units.	1.2 ms (0 ms when no PC Link Units are used).	
Host Link servicing	(6)	Processes host computer commands	1 to 5 ms [(1) + (2) + (3) + (4) + (5)] x 0.05 ms. (0 ms if no Host Link Unit is mounted)	
Peripheral device servicing	(7)	Processes peripheral device commands (e.g. from Program- ming Console/GPC)	1 to 5 ms [(1) + (2) + (3) + (4) + (5)] x 0.05 ms. (0 ms if no peripheral device is connected)	

The scan time can be obtained by adding (1) through (7) in this table.

The state of the second second second second

5-2 Calculating Scan Time


The system configuration must be taken into consideration when calculating the total scan time. This means taking into account such things as the number of I/O Units, the programming instructions used, and whether or not peripheral devices are employed. This subsection shows scan time calculation examples. To simplify the examples, the instructions used in the programs have been assumed to be all either LD or OUT. The average execution time for the instructions is then 4 μs and there is one instruction per program address.

5-2-1 When Only I/O Units Are Used

Conditions

I/O Units: Eight 16-point Units + eight 32-point Units

Program: 6,000 addresses



Calculation Example

	Process	Calculation	Process Time
(1)	Overseeing processes		1.4 ms
(2)	I/O refresh	[(16 pts x 8 + 32 pts x 8) + 16] x 20 μs	0.48 ms
(3)	Execution	4 μs x 6,000 addresses	24 ms
(4)	Peripheral device service	(1.4 ms + 0.48 + 24 ms) x 0.05	1.3 ms

ľ			
١	Scan time	(1) + (2) + (4) + (7)	
Į		(1) T (4) T (4) T (7)	Approx. 27.2 ms

5-2-2

When I/O Units. Remote I/O Units. Host Link Units, and PC Link Units Are Used

Conditions

I/O Units:

Four 16-point Units + one 32-point Unit

Remote I/O Master:

Host Link Unit:

One ...

PC Link Unit:

One


Program:

6000 addresses

Remote I/O Slave:

Mounted with four 16-point I/O Units and

four 32-point I/O Units



Calculation Example

<u>. </u>	Process	Calculation	Process Time	
(1)	Overseeing processes		1.4 ms	
(2)	VO refresh	[(16 pts x 4 + 32 pts x 1) + 16] x 20 μs	0.12 ms	
(3)	Remote I/O refresh	1 ms + [(16 pts x 4 + 32 x 4) + 16] x 20 μs	1.24 ms	
(4)	Execution	4 μs x 6,000 addresses	24 mş	
(5)	PC link service		1.2	
(6)	Host link link service	(1.4 ms + 0.12 ms + 1.22 ms + 24 ms) x 0.05	1.33 ms	
(7)	Peripheral device service	(1.4 ms + 0.12 + 1.24 ms + 24 ms) x 0.05	1.33 ms	

<u> </u>	···	
Scan time	(1) + (2) + (3) + (4) + (5) + (6) + (7)	30.6 ms

5-3 Instruction Execution Times

This sub-section lists the execution times for all instructions that are available for the C500 PC. The conditions which may affect the execution time of a given instruction are described briefly where relevant.

Also shown are non-execution times for all of the instructions. Non-execution time is the time required for the PC to process an instruction when it is not executed. Some non-execution times vary according to the reason the instruction was not executed. If a shift instruction, for example, is within an IL-ILC block or a JMP-JME block and is not executed, its non-execution time will differ from when its reset is ON and it doesn't execute.

Execution times are expressed in units of μs except where noted.

FUN No.	Instruction	No, of words	Execution time (µs)	Conditions	Non-ex-	
	LD	4	4			
_	LD NOT	4	4			-
	AND	3	3		- -	
	AND NOT	3	3			
	OR	3	3			
_	OR NOT	3	3		 -	_
	AND LD	5	3.5			•
	OR LD	5	3.5	<u> </u>		
	OUT	6	6			
_	OUT NOT	6	8			 -
_ 1	TIM	8	83	With a constant or "DM	R 1L	JMP
	CNT	8		With a constant or *DM	113 106	
00	NOP	3	2	THAT & WHSTAIR OF BIVE	110 29	29
01	END	3	63			
02	IL,	4	22		R IL	JMP 14
03	ILC	4	17		14	
04	JMP	4	22		17 14	14
05	JME	4	17		14	- ' -
06	FAL	6	126		14 19	19
07	FALS	6	103		14 19	19
10	SFT	8	104	When shifting 1 Ch by 1 Ch	397 17	17
	1			When shifting 1 Ch by 61 Chs	95	···
11	KEEP	6	6		-	
12	CNTR	8	92	With a constant	100 19	29
				With *DM	160 19	29

FUN No.	Instruction	No. of words	Execution time (µs)	Conditions	Non-execution
13	 DIFU	_	,_		R IL JMP
14	DIFD	6	43		<u>43</u> 39 34
15	TIMH		43		43 39 43
13	1 IMIE	8	83	With a constant	113 106 55
16	WSFT		3,896	With Ch data	1
10	WSFI	8	157	When shifting 1 Ch by 1 Ch	21
20	CMP		3,896	When shifting *DM by 510 Chs	
20	CMP	8	<u>85</u>	When comparing a constant to a Ch	21
21	MOV		198	When comparing two *DM Chs	
ا ' '	MOV	8	88	When transferring a constant to a Ch	21
			200	When transferring *DM to *DM	
22	MVN	8	91	When transferring a constant to a Ch	21
00			203	When transferring *DM to *DM	1
23	BIN	8	148	When transferring a Ch to a Ch	21
<u> </u>			259	When transferring *DM to *DM	
24	BCD	8	166	When transferring a Ch to a Ch	21
			278	When transferring *DM to *DM	i
25	ASL	7	86	When shifting a Ch	22
			142	When shifting *DM	
26	ASR	7	86	When shifting a Ch	22
			142	When shifting *DM	
27	ROL	7	90	When rotating a Ch	22
			147	When rotating *DM	
28	ROR	7	88	When rotating a Ch	22
			145	When rotating *DM	
29 .	сом	7	81	When inverting a Ch	22
			138	When inverting *DM	
30	ADD	10	149	Constant + Ch → Ch	21
			317	"DM + "DM> "DM	
31	SUB	10	155	Constant + Ch → Ch	21
			323	*DM - *DM → *DM	
32	MUL	10	459	Constant x Ch → Ch	21
			630	*DM x *DM → Ch	- ·
33	DIV	10	684	Ch + constant → Ch	21
			934	*DM + *DM> *DM	_,
14	ANDW	10	102	Constant AND Ch —→Ch	21
			270	*DM AND *DH → *DM	_·
5	ORW	10	102	Constant OR Ch → Ch	21
			270	*DM OR "DM—→"DM	
6	XORW	10	102	Constant XOR Ch → Ch	21
			270	*DM XOR *DM → *DM	

FUN. No.	Instruction	No. of Words	Execution time (µs)	Conditions	Non-execution time (μs)	
37	37 XNRW		102	Constant XNR Ch → Ch	21	
			270	*DM XNR *DM → *DM		
38	INC	7	102	When incrementing a Ch	22	
			158	When incrementing *DM		
39	DEC	7	102	When decrementing a Ch	22	
			158	When decrementing *DM		
40	STC	4	25		12	
41	CLC	4	25		24	
70	XFER	10	278	When transferring 1 Ch	21	
			4,070	When transferring 511 Chs by *DM		
71	BSET	10	183	When setting constant to Ch 1	21	
	_		2,133	When setting *DM to 511 DM Chs		
72	ROOT	10	333	When outputting Ch data to a Ch	21	
			1,068	When outputting 99999999 in "DM to "DM		
73	XCHG	10	142	Ch ←→ Ch	21	
			259	*DM ←→ *DM		
74	SLD	10	180	When shifting 1 Ch	21	
			1,645	When shifting 1,000 DM Chs by *DM		
75	SRD	10	178	When shifting 1 Ch	21	
			1,645	When shifting 50 DM Chs by *DM	•	
76	MLPX	10	137	When decoding Ch data to a Ch	21	
		Ī	264	When decoding *DM data to *DM		
77	DMPX	10	151	When encoding Ch data to a Ch	21	
			300	When encoding *DM data to *DM		
78	SDEC	10	133	When decoding Ch data to a Ch	21	
			260	When decoding *DM to *DM		
87	WRIT	8	0.36 ms	When writing 1 Ch	21	
			3.64 ms	When writing 255 *DM Chs		
88	READ	8	0,38 ms	When reading 1 Ch	21	
			3,65 ms	When reading 255 *DM Chs	-	
90	SEND	4	0.25 ms	When sending *DM data	21	
			0.41 ms	When sending data other than *DM		
98	RECV	4	0.25 ms	When receiving data to an area other than *DM	21	
			0.41 ms	When receiving data to *DM		

5-4 I/O Response Time

Response time is the time it takes for the PC to output a control signal after it has received an input signal. How long it takes to respond depends on factors such as the system configuration and when the CPU receives the input signal relative to the start of a scan. The response time for a single PC is discussed in this section. For response times for configurations involving the systems below, refer to the appropriate systems manual as indicated.

PC to Remote I/O (SYSBUS) system: Remote I/O Systems manual -

PC Link system:

PC Link Systems manual

Host Link system (SYSWAY):


Host Link Systems manual

Response Time for a Single PC

```
Inpul Outpu
```

Minimum I/O Response
 Time

The PC responds most quickly when it receives an input signal just prior to the input refresh phase of the scan. To find the response time for this case, add the input ON-delay and output ON-delay to the scan time of the PC.




I/O response time = Input ON-delay + Scan time + Output ON-delay

では、これでは、これでは、これには、これにはないです。 これにはない これがい かんしょう これがい なん

•Maximum I/O Response Time The PC takes longest to respond when it receives the input signal just after the input refresh phase of the scan. In this case the CPU does not recognize the input signal until the beginning of the next scan. Therefore, the maximum response time is the sum of the input ON-delay, the output ON-delay, and two scan times.

-Maximum I/O Response Time



I/O response time = Input ON-delay + (Scan time x 2) + Output ON-delay

-Calculation Example

Input ON-delay	1.5 ms
Output ON-delay	15 ms
Scan time	20 ms

Minimum I/O response time = 1.5 ms + 20 ms + 15 ms = 36.5 msMaximum I/O response time = $1.5 \text{ ms} + (20 \text{ ms} \times 2) + 15 \text{ ms} = 56.5 \text{ ms}$



Error Messages and Troubleshooting

The C500 PC has self-diagnostic functions to identify many types of abnormal system conditions. These functions minimize downtime and enable quick, smooth error correction.

The error light on the front panel of the Programming Console indicates hardware errors such as CPU, I/O Unit and Remote I/O Unit malfunctions. The warning light indicates such things as scan time overun, battery error or user-defined errors.


In addition, the Programming Console acts as a monitor by displaying explicit error messages and FAL numbers.

This section lists all the error messages displayed on the LCD of the Programming Console.


6-1 Programmed Alarms and Error Messages

Use the diagnostic instructions, FAL(06) and FALS(07), to alert the system when certain arbitrarily defined error conditions arise. Note that it is entirely up to the user to decide the conditions under which a FAL or FALS is executed. Refer to 4-10-1 Failure Alarm for details about how to use these diagnostic instructions in your program.

When "FAL n" is executed, the value of the FAL number "n" is stored as a 2-digit BCD code in the SR area (See 3-3-3 FAL Number Output Area). FAL also lights up the warning indicator on the front panel of the CPU.





When FALS(07) is executed, the error indicator on the front panel of the CPU lights up and system operations are halted.



To resume system operations, determine the cause of the error, make corrections, then clear the error. Note that to clear an FALS error, the system must be in PROGRAM mode.

FAL numbers 01 to 99 are arbitrarily assigned failure codes. FAL 00 is reserved for clearing other FAL codes present in the system (see 4-10-1 Failure Alarm).





To display an error or a message on the Programming Console, press the CLR, FUN, and MONTR keys.




Then to display multiple errors or messages, press the MONTR key again. (Note that if the system is in PROGRAM mode, pressing the MONTR key clears the error message.) Continue pressing the MONTR key, taking note of the errors or messages, until all have been cleared and the message "ERR CHK OK" is displayed. Then proceed to correct each of the errors.

It is not possible to clear an error or a message while in RUN or MONITOR mode; the PC must be in PROGRAM mode.

The beeper will sound if the system cannot clear an error or a message for some reason. If this situation arises, display and clear the error or the message again.

The asterisks in the error messages on the following page indicate numerals in the actual display.



6-3 System Errors

Error	Item	Message	CPU Unit LED States				
State	item	message	Power	Mid-run	Error	Warning	Load Off
Not Operating	Waiting for start input			•	_	_	
erating	Waiting for Remote I/O Units	ĊΡυ໌WAIT'G	p	•	<u>-</u>	_	_
	Power Interruption		•	•	•	•	•
	CPU error		Ø	•	Ö.	_	
	Memory error	MEMORY ERR	Ø	•	ø		_
Fatal	No END instruction	NO END INST	¤		Ø		_
	VO Bus error	I/O BUS ERR	¤	•	¤		ı
	I/O table overflow	I/O UNIT OVER	ø	•	¤		-
	Invalid I/O table	I/O SET ERR	Ø		Þ	_	_
	System error	SYS FAIL FALS***	Þ	•	Ø	_	

[[]O] means that the LED is lit, • that the LED is not lit.

[&]quot; \rightarrow " means that the LED being lit or not makes no difference.

Mid-run output	SR Area	Failure Code	Main cause of Error	Correction
			When the start input of CPU Power Unit is OFF.	Short-circuit the start input terminal of the CPU Power Unit.
OFF	_		Remote I/O Unit power off, Terminator not set	Check the power unit supply and the Terminator setting.
OFF			When power has been cut off for at least 10 ms	Check voltage source and power lines. Try to power-up again.
OFF	_		Watchdog timer 130 ms or more.	In PROGRAM mode, re-power-up the system Check the user program again.
OFF		F1	-Memory Unit is incorrectly mounted or missingA memory parity error occurred -Improper Instruction	Do a program check and fix the error. Make sure that the Memory Unit is mounted correctly. Check that the battery is inserted properly. Clear error after fixing.
OFF	. —	FO	END is not written at the end of the program.	Write END in the final address of the program,
OFF	_	(Note)	A failure is in the bus line between the CPU rack and the Expansion I/O Racks.	Check the number of points with I/O Table Read, and use I/O Table Register to match the registered table to the actual table. •Clear error after fixing.
OFF	_	E1 .	I/O limitations exceeded.	 Check I/O table with I/O Table Read. Reassign I/O channels and then generate the new table with I/O Table Register.
OFF		Eo	When I/O Units have been replaced and the registered I/O table does not agree with the I/O Units actually mounted to the PC.	 Check I/O table with I/O Table Verify. Reassign I/O channels and then generate the new table with I/O Table Register.
OFF		01 to 99 9F	FALS has been executed by the system.	The scan time may be too long. Check the program. Also possible when FUN07 is executed with 120 to 130 ms scan time.

Note: 0-3 indicates the rack number.

Error	Item	Error display		СРИ	Jnit LED	States	-
State	item	Elor display	Power	Mid-run	Error	Warning	Load Off
	System error	SYS FAIL FAL**	¤	ď	•	¤	_
	Scan time overrun	SCAN TIME OVER	¤	¤	•	ø	_
	I/O table verification error	I/O VER ERR	¤	Ø	•	Ø	
Non-fala!	Rémote I/O érror	RMTE I/O ERR Remote vo Unit #	¤	¤	•	ŭ	_
	Sattery error	BATT LOW	Ø	ø	•	ø	_
	Host Link error	_	¤	ø	•		_
	PC Link error		Ø	¤	•	_	<u></u>
*	Load cut-off error	<u>—</u>	¤	¤	•		Þ

All I/O Unit outputs cut off

Ø means that the LED is lit. ● that the LED is not lit.

⁻⁻⁻ means that the LED being lit or not makes no difference.

Mid-run output	SR Area	Failure Code	Main cause of Error	Correction
ON		01 to 99	FAL has been executed by the program.	Check the program.
ОИ	6109 ON	F8	Watchdog timer limit has been exceeded (100 - 130 ms).	Program scan time is too long. See Section 5.
ON	6110 ON	E7	The registered I/O table does not agree with the actual I/O Units.	Check the I/O Unit connections with I/O Table Verify, and set the I/O Units properly. Then use I/O Table Register to match the registered table to the actual table.
ON	6112 ON	(Note)	A failure has occurred in the trans- mission line between a Master and Slave.	Check the transmission line between the Master and Slave.
ON	6108 ON	F7	Battery is bad or is not installed properly.	Check battery connections, or replace battery.
CMA I	see Ref. #1 below		An error between the Host Link Units,	Refer to the Host Link Systems operation manua
ОИ			An error occurred in the PC Link Unit.	Refer to the PC Link Systems operation manual,
ОИ	6015 ON		When the load off flag is ON (SR 6015)	· · · · · · · · · · · · · · · · · · ·

Note: 0-3 indicates the Remote Master Unit number.

Ref.# 1: For Rack-mounting Units, 6111 ON For CPU-mounting Units, 6008 ON

6-4 Program Input Errors

Error Message	Correction
****REPL ROM	A EP-ROM Unit is mounted for the program memory. Replace it with a RAM or EEP-ROM Unit, and then write the data. The mounted RAM Unit is write protected. Turn the write-enable on.
****PEOG OVER	The program cannot be written because the instruction in the last address is not NOP or END. Check the program and clear all addresses after END.
*****ADDR OVER	The specified address exceeds the progam memory area boundary. Correct the program.
000001/OTBL WRIT	The I/O table cannot be registered. Check the number of Remote I/O Units connected, duplicated use of Optical Transmitting I/O Units, the absence of a Terminator for a Remote I/O system, or too many I/O Units. Check all the I/O Units.
****SETDATA ERR	What should be a decimal constant has been entered as a hexadecimal number or, a constant exceeding the predatermined range has been entered. This generates a FALS 00. Correct the constant.
*****I/O NO. ERR	An attempt has been made to enter I/O data which exceeds the predeter- mined range. Check the range and correct the data.

6-5 Program Errors

Error Message	Correction
***** 77777	The program has been destroyed. Write the program into memory again.
*****CIRCUIT ERR	The number of logical starts (LDs) does not match up with the number of logical operations (OR LDs and AND LDs). Correct the program.
*****OPERAND ERR	The variable operand data specified is incorrect. Check the operand data range for each instruction.
*****COIL DUPL	More than one instruction is trying to use the same output number. Check all output number assignments.
*****NO END INST	There is no END at the end of the program. Write an END as the final program instruction.
*****LOCN ERR	The instruction currently displayed is in the wrong area.

Error Message	Correction
*****IL-ILC ERR	IL and ILC are not used in pairs. Correct the program.
*****JMP-JME ERR	JMP 00 and JME 00 are not used in pairs. Correct the program.
****JME UNDEFD	The corresponding JME for a given JMP does not exist. Correct the program.
*****JMP_UNDEFD	The corresponding JMP for a given JME does not exist. Correct the program.
*****DUPL	The number of the currently displayed instruction has already been programmed. Correct the program.
*****SBN-RET ERR	Incorrect usage of the displayed instruction (SBN or RET). Incorrect SBN usage is caused by more than one SBN having the same subroutine number. Correct the program.
*****SBN UNDEFD	The subroutine called by SBS does not exist. Correct the program.
*****SBS UNDEFD	A defined subroutine is not called by the main program. When this message is displayed because of interrupt routine definition, there is no problem. In all other cases, correct the program.
*****DIFOVER** ******DIFOVER** *********************************	More than 128 DIFU/DIFD's are programmed. Correct the program.

Cassette Tape Usage Errors

Error Message	Cause	Correction		
00000 ERR****** FILE NO.*******	The cassette file number and the file number specified by the user do not agree.	Make sure the file number is entered correctly, then try the tape operation again.		
***** UER ERR	The contents of the cassette tape do not match the contents of the program memory.	Check the contents of the cassette tape and that of program memory.		
**** TAPE ERR	The cassette tape has an error.	Replace the tape with another.		

The state of the s

6-6 Troubleshooting

CPU

Symptom	Possible Cause	Correction
Power Supply does not turn on.	Voltage selector terminal setting error.	Connect the voltage selector terminal correctly.
	Fuse is blown.	Replace Fuse.
- 1.t	Voltage selector terminal setting error.	Connect the voltage selector terminal correctly.
Fuse blows repeatedly.	Circuit board is short-circuited, or burnt,	Replace CPU rack Power Supply Unit, or Backplane.
	Start input is OFF.	Turn the start input ON.
Run indicator does not light.	Programming error.	Correct the program,
	Power line is defective.	Replace CPU Power Supply Unit.
"Run Output" does not turn on.	Power circuit is defective.	Replace CPU Power Supply Unit.
I/Os following a particular I/O number do not operate.	I/O bus is defective.	Replace Backplane.
Abnormal I/Os of Expansion I/O Rack	I/O Connecting Cable is defective. (Cable wiring is broken.)	Replace the I/O Connecting Cable.
are in units of 8.	I/O bus is defective.	Replace Backplane.
One I/O turns ON erroneously.	I/O bus is defective.	Replace Backplane,
All I/Os of a particular I/O Unit do not operate.	I/O Bus is defective.	Replace Backplane.

Input Unit

Symptom	Possible Cause	Correction
	External input voltage is not supplied.	Supply power.
All Inputs do not turn ÓN.	External input voltage is low.	Raise supply voltage.
(Operation indicators do not light.)	Terminal screws are loose.	Tighten terminal screws.
(Operation interest to the lightly	Faulty contact of terminal block connector.	Replace terminal block connector.
All Inputs do not turn ON. (Operation indicators are lit.)	Input circuit is defective.	Replace defective Input Unit.
All Inputs do not turn OFF.	Input circuit is defective.	Replace defective Input Unit.
	Input device is defective.	Replace input device.
	Input wiring is broken.	Check and replace input wiring.
·	Terminal screws are loose.	Tighten terminal screws.
One input bit does not turn ON.	Faulty contact of terminal block connector.	Replace terminal block connector.
	Input ON-time is too short.	Adjust external Input device.
	Input circuit is defective.	Replace defective Input Unit.
	Input number is incorrectly programmed as OUT.	Correct the program.
	Input circuit is defective.	Replace defective Unit.
One input bit does not turn OFF.	Input number is incorrectly programmed as OUT.	Correct the program.
	External input voltage is low.	Raise external voltage.
Inputs turn ON and OFF irregularly.	Malfunction due to noise.	Countermeasures against noise. Install surge suppressor. Install insulating transformer. Wire with shielded cable.
	Terminal screws are loose.	Tighten terminal screws.

Input Unit (cont.)

Symptom	Possible Cause	Correction Replace terminal block connector.	
Inputs turn ON and OFF irregularly.	Faulty contact of terminal block connector.		
	Common terminal screws are loose.	Tighten common terminal screws.	
Abnormal input numbers are in units	Faulty contact of terminal block connector.	Replace terminal block connector.	
of 8 bits.	Data bus is faulty.	Replace defective Unit.	
	CPU is defective,	Replace CPU.	
Input operation indicator does not light.	LED indicator is defective.	Replace defective Unit.	

Output Unit

Symptom	Possible Cause	Correction
	Power for load is not supplied.	Supply power.
		Raise supply voltage.
	Terminal screws are loose.	Tighten terminal screws.
All Outputs do not turn ON.	Faulty contact of terminal block connector.	Replace terminal block connector.
	Fuse is blown,	Replace fuse.
	Faulty contact of I/O bus connector.	Replace defective Unit.
<u> </u>	Output circuit is defective.	Replace defective Unit.
All Outputs do not turn OFF,	Output circuit is defective.	Replace defective Unit.
a	Output ON-time is too short.	Correct the program.
One output does not turn ON. (Operation indicator does not light.)	OUT numbers are programmed in duplicate.	Correct the program,
	Output circuit is defective.	Replace defective Unit.
	Output device is defective.	Replace output device.
	Output wiring is broken.	Check output wiring.
One Output does not turn OFF.	Terminal screws are loose.	Tighten terminal screws.
(Operating indicator is lit.)	Faulty contact of terminal block connector.	Replace terminal block connector.
	Output relay is defective.	Replace defective relay.
	Output circuit is defective.	Replace defective Unit.
One output does not turn OFF.	Output relay is defective.	Replace defective relay.
(Operation indicator does not light.)	Leakage current, or residual voltage.	Replace external load or add dummy resistor.
One output does not turn OFF. (Operation indicator is lit.)	The OUT number has been programmed in duplicate.	Correct the program.
/ - h	Output circuit is defective.	Replace defective Unit.

Output Unit (cont.)

Symptom	Possible Cause -	Correction
	Supply voltage for external load is low.	Raise external supply voltage.
	OUT numbers are programmed in duplicate.	Correct the program.
Outputs turn ON and OFF irregularly.	Malfunction due to noise.	Countermeasures against noise. Install surge suppressor. Install insulating transformer. Wire with shielded cable.
	Terminal screws are loose.	Tighten terminal screws.
	Faulty contact of terminal block connector.	Replace terminal block connector.
	Commom terminal screws are loose.	Tighten common terminal screws.
Abnormal output points are units of 8.	Faulty contact of terminal block connector.	Replace terminal block connector.
	Fuse is blown.	Replace fuse.
	Data bus is faulty.	
	CPU is defective.	Replace CPU.
Output operation indicator does not light.	LED indicator is defective.	Replace defective Unit.

APPENDIX A Standard Models

CPUs and Associated Units

Name	Remarks		Model
	8 I/O slots	3 Link slots	3G2A5-BC081
CPU Backplane	6 1/O 5/015 ·	5 Link slots	C500-BC082
·	5 I/O slots	3 Link slots	3G2A5-BC051
		5 Link stots	C500-BC052
CPU			3G2C3-CPU11-EV1
RAM Unit	4.4K bytes		3G2A5-MR431
TAM OIII	6.6K bytes	3G2A5-MR831	
ROM Unit	6.6K words	3G2A5-MP831	
TOM OME	32K words max.	3G2C5-MP341	
EP-ROM chip	27128 128 bits		ROM-I
Li Howenp	2764, 64 bits	· - -	пом-н
CPU Backplane	100 to 120/200 to 240	Output: 7 A 5 VDC	3G2A5-PS221-E
Power Supply	VAC(selectable)	Output: 12 A 5 VDC	3G2A5-PS223-E
	24 VDC	Output: 7 A 5VDC	3G2A5-PS211-E
I/O Control Unit		· · · · · · · · · · · · · · · · · · ·	3G2A5-II101

A THE STATE OF THE

Expansion I/O Backplane

Name	Remarks		Model
Backplane	8 slots		3G2A5-BI091
Dacapiano	5 slots	•	3G2A5-BI051
	100 to 120/200 to 240 VAC	(selectable)	3G2A5-PS222-E
Power Supply	24 VDC		3G2A5-PS212-E
I/O Interface Unit			3G2A5-II002
		13 cm	3G2A5-CN111
	Horizontal type	50 cm	3G2A5-CN511
I/O Connecting Cable		1 m	3G2A5-CN121
, O Commodally 0 42.0		30 cm	3G2A5-CN312
,	}	50 cm	3G2A5-CN512
	Vertical type	80 cm	3G2A5-CN812
		1 m	3G2A5-CN122
		2 m	3G2A5-CN222

I/O Units

Name		Hemarks			Model
		16 mA 5 to 12 VDC		16 pts	3G2A5-ID112
		10 mA 12 to 24 VDC	16 pts	3G2A5-ID213	
		10 mA 12 to 24 VDC	ON response time; 15 ms max.	32 pts	3G2A5-ID215
	DC	10 1114 12 10 24 400	ON response time; 1.5 ms max.	32 pts	3G2A5-ID218
		10 mA 12 to 24 VDC	·	32 pts	C500-ID218CN
		7 mA 12 VDC, static		64 pts	C500-ID114
Input		10 mA 24 VDC, dynamic	<u> </u>	64 pts	3G2A5-ID212
Unit		7 mA 24 VDC, static		64 pts	3G2A5-ID219
-		10 mA 100 to 120 VAC		16 pts	3G2A5-IA121
	AC	10 mA 200 to 240 VAC		16 pts	3G2A5-IA222
		10 mA 100 to 120 VAC		32 pts	3G2A5-IA122
		10 mA 200 to 240 VAC	·	32 pts	C500-IA223
	AC/DC	10 mA 12 to 24 VAC/DC		16 pts	3G2A5-IM211
	II	10 mA 12 to 24 VAC/DC		32 pts	3G2A5-IM212
	ΤΤL	3.5 mA 5 VDC	<u> </u>	32 pts	C500-ID501CN
		2 A 250 VAC/24 VDC		16 pts	3G2A5-OC221
	Contact	2 A 250 VAC/24 VDC (sep. commons)		16 pts	3G2A5-OC223
		2 A 250 VAC/24 VDC		32 pts	3G2A5-OC224
· [1 A 12 to 24 VDC		16 pts	C500-OD217
		1 A 12 to 48 VDC		16 pts	3G2A5-OD411
	Transistor	50 mA 24 VDC (sep. commons)		16 pts	3G2A5-OD215
		0.3 A 12 to 24 VDC		32 pts	C500-OD218
Output		0.3 A 12 to 48 VDC		32 pts	3G2A5-OD412
Unit		0.3 A 12 to 24 VDC, PNP o	output	32 pts	3G2A5-OD212
		0.3 A 12 to 48 VDC connec	0.3 A 12 to 48 VDC connect to I/O		C500-OD415CN
}		0.1 A 24 VDC, dynamic		64 pts	3G2A5-OD211
Ì		0.1 A 24 VDC, static		64 pts	3G2A5-OD213
	<u></u>	1 A 132 VAC max.	· ·	16 pts	3G2A5-OA121
	Triac	1 A 250 VAC max.		_ 16 pts	3G2A5-OA222
		1 A 250 VAC max.		24 pts	3G2A5-OA223
		1 A 250 VAC max.		32 pts	C500-OA225
	ΠL	35 mA 5 VDC		32 pts	C500-OD501CN
DC Input Output U	Transistor nit	12 to 24 VDC	Input: 10 mA Output: 0.3 A	16 pts each	C500-MD211CN
Dummy I	/O Unit	No. of I/O points can be se	· · · · · · · · · · · · · · · · · · ·		3G2A5-DUM01

Special I/O Units

Name	Remarks			Model
	4 to 20 mA +1 to +5 V		2 pts	3G2A5-AD001
	0 to +10 V		2 pts	3G2A5-AD002
A/D Conversion Input	0 to +5 V		2 pts	3G2A5-AD003
	-10 to +10 V		2 pts	3G2A5-AD004
	-5 to +5 V	•	2 pts	3G2A5-AD005
	4 to 20 mA +1 to +5 V		4 pts	3G2A5-AD006
	0 to +10 V		4 pts	3G2A5-AD007
	4 to 20 mA +1 to +5 V		2 pts	3G2A5-DA001
	0 to +10 V		2 pts	3G2A5-DA002
D/A Conversion Output	0 to +5 V		2 pts	3G2A5-DA003
	-10 to +10 V		2 pts	3G2A5-DA004
	-5 to +5 V		2 pts	3G2A5-DA005
High-Speed Counter	6 BCD digits, 50K cps		1 pt	3G2A5-CT001
,	6 BCD digits, 50K cps		1 pt	C500-CT012
PID				3G2A5-PID01-E
	1-axis, for stepping/servo moto	Γ		3G2A5-NC103-E
	1-axis, for stepping motor only			3G2A5-NC111-EV1
	2-axis, for servomoter			C500-NC221-E
	O Mars Balance	Phase current: 0.5 to 2 A		3G2A5-SMD21
Position Control	Stepping Motor Driver	Phase current: 0.6 to 4 A		3G2A5-SMD41
	Encoder Adapter			3G2A5-AE001
	Tooching Boy			3G2A5-TU001-E
•	Teaching Box			C500-TU002-E
	Adapter Box			3G2A5-IF101-E
ASCII Unit	Power Supply			3G2A5-PS103-E
- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	RAM			3G2A5-ASC01
	RAM + EEP-ROM			3G2A5-ASC02

Link Units and Remote I/O Units

Na	Name Remarks			Model	
		APF		3G2A5-LK101-PEV1	
		PCF			3G2A5-LK101-EV1
Rack-	RS-232C/RS-422			3G2A5-LK201-EV1	
Host	mounting	APF		- -	C500-LK103-P
Link		PCF			C500-LK103
		RS-232C/RS-4	122		C500-LK203
		APF			3G2A6-LK101-PEV1
	CPU-	PCF			3G2A6-LK101-EV1
	mounting	RS-232C		·	3G2A6-LK201-EV1
		RS-422			3G2A6-LK202-EV1
PC Link	<u> </u>	Links up to 8 F	'Cs		C500-LK009-V1
SYSNET	Link	General-purpose		C500-SNT31-V2	
Optical F	Remote	APF			3G2A5-RM001-PEV1
I/O Mast	er	PCF			3G2A5-RM001-EV1
		APF		w/1 optical connector	3G2A5-RT001-PEV1
Optical F	Remote			w/2 optical connectors	3G2A5-RT002-PEV1
I/O Slave		PCF		w/1 optical connector	3G2A5-RT001-EV1
				w/2 optical connectors	3G2A5-RT002-EV1
Optical		APF			3G2A5-LK010-PE
I/O Link	ļ	PÇF		3G2A5-LK010-E	
Wired Rea	mote I/O Master	-			C500-RM201
Wired Re	mote I/O Slave			C500-RT201	
		AC Input Specify 100 VAC or 200 VAC.		G7TC-IA16	
VO Block	,	DC Input	Specify 1	2 VDC or 24 VDC.	G7TC-ID16
		Output	Specify 1:	2 VDC or 24 VDC.	G7TC-OC16

"Link Units and Remote I/O Units (continued)

Name		Remarks			Model
		No-voltage contact.	8 pts	APF	3G5A2-ID001-PE
	DC input	100 VAC	ب ب	PCF	3G5A2-ID001-E
	40/00 :	12 to 24 VAC/DC	0 ste	APF	3G5A2-IM211-PE
	AC/DC input	100 VAC	8 pts	PCF	3G5A2-IM211-E
		100 VAC 100 VAC	8 pts	APF	3G5A2-IA121-PE
Optical				PCF	3G5A2-IA121-E
Transmitting	AC input	200 VAC	8 pts	APF	3G5A2-IA221-PE
		100 VAC		PCF	3G5A2-IA221-E
	Contact cutput	2 A 250 VAC	DC 8 pts	APF	3G5A2-OC221-PE
•	Contact output	24 VDC 100/200 VAC		PCF	3G5A2-OC221-E
	Trigo output	100/200 VAC	8 pts	APF	3G5A2-OA222-PE
	Triac output	100/200 VAC		PCF	3G5A2-OA222-E
	Transistor	0.3 A 12 to 48 VDC output 100/200 VAC	0.44	APF	3G5A2-OD411-PE
			8 pts	PCF	3G5A2-OD411-E

Optical Fiber Cables

All Plastic Optical Fiber Cable (APF)

This cable can be used (in lengths of up to 20 m) with Units having the suffix "-P" in their model numbers. It cannot be used with Units without the suffix "-P". The connector (3G2A9-PF002) must be assembled by the user. When connecting Units of differing types (i.e. model numbers with and without the suffix "-P") always use plastic-clad optical fiber cable (PCF).


Name	Remarks	Model
Plastic optical fiber cable	Cable only (optical connectors not provided) Order in units of 5 m for cable less than 100 m. Else order in units of 200 m or 500 m.	3G5A2-PF002
Optical connector A	2 pcs (brown) for plastic optical fiber 10 m long max.	3G5A2-CO001
Optical connector B	2 pcs (black) for plastic optical fiber 8 to 20 m long	3G5A2-CO002
Plastic optical fiber cable	1 m, with optical connector A provided at both ends	3G5A2-PF101

Plactic-Clad Optical Fiber Cable (PCF)

This cable can be used (in lengths of up to 200 m) with Units having the suffix "-P" in their model numbers. It can also be used with Units without the suffix "-P" in lengths of up to 800 m.

Name	Remarks		Model
	0.1 m, w/connector	-	3G5A2-OF001
	1 m, w/connector		3G5A2-OF101
	2 m, w/connector		3G5A2-OF201
	3 m, w/connector	Ambient temperature: -10° to 70°C	3G5A2-OF301
Optical fiber cable (for indoors)	5 m, w/connector	10 10 70 0	3G5A2-OF501
	10 m, w/connector		3G5A2-OF111
	20 m, w/connector		3G5A2-OF211
•	30 m, w/connector		3G5A2-OF311
	40 m, w/connector		3G5A2-OF411
,	50 m, w/connector		3G5A2-OF511
Optical fiber cable	1 to 500 m (Order in units of 1 m)	Ambient temperature: -10º to 70°C	
(for indoors or outdoors)	501 to 800 m (Order in units of 1 m)	Ambient temperature: 0° to 55°C (Must not be subjected to direct sunlight)	3G5A2-OF002

Note: The optical fiber cable is not easily connected. Cut the cable a little longer than required.



Crystal Optical Fiber Cable

Crystal optical fiber cable is not available from Omron. Order it directly from the manufacturer.

SYSBUS

Name	Remarks	Model
	RS-422, 3 pcs	3G2A9-AL001
	Optical (APF/PCF) 3 pcs	3G2A9-AL002-PE
	Optical (PCF) 3 pcs	3G2A9-AL002-E
	Optical (APF/PCF), RS-422, RS-232C, 1 pc each	3G2A9-AL004-PE
Link Adaptor	Optical (PCF), RS-422, RS-232C, 1 pc each	3G2A9-AL004-E
	Optical (APF/PCF), Optical (AGF), 1 pc each	3G2A9-AL005-PE
	Optical (PCF), Optical (AGF), 1 pc each	3G2A9-AL005-E
	Optical (APF/PCF) 1 pc, Optical (AGF) 2 pcs	3G2A9-AL006-PE
	Optical (PCF) 1 pc, Optical (AGF) 2 pcs	3G2A9-AL006-E
Repeater	APF/PCF	3G5A2-RPT01-PE
	PCF	3G5A2-APT01-E

Peripheral Devices

Name	Remarks	Model	
Programming Console	Vertical		3G2A5-PRO23-E
•		2 m	3G2A2-CN221
		5 m	C500-CN523
Programming Console	For connecting Programming Console, GPC, or FIT. (Only use	10 m	C500-CN131
Connecting Cable	CN221 [2 m] for Programming Console.)	20 m	C500-CN231
•	Console.)	30 m	C500-CN331
·		40 m	C500-CN431
		50 m	C500-CN531
Programming Console Adapter	For extending Programming Console.	3G2A5-AP001-E	
Programming Console Base	Connecting cable is separate.	3G2A5-BP001	
Handheld Programming console		C200H-PRO27-E	
			C500-AP003
Programming Console Adapter	Required for Handheld	2 m	C200H-CN222
Connecting Cable	Programming Console	4 m	C200H-CN422
P-ROM Writer			3G2A5-PRW05-EV1
Printer Interface Unit	Memory pack is separate.		3G2A5-PRT01-E
Printer Connecting Cable	2 m, for connecting printer/plotter		SCY-CN201
Memory Pack (for printer interface)			3G2A5-MP102-EV1
Floppy Disk Interface unit			3G2C5-FD103
Peripheral Interface unit	Connecting cable is separate.		3G2A5-IP004-E
FIT	CPU and System Disk Set		FIT10-SET11-E
	110 VAC	3G2C5-GPC01-E	
Graphic Programming Console	220 VAC		3G2C5-GPC02-E
•	110 VAC	3G2C5-GPC03-E	
	220 VAC	3G2C5-GPC04-E	
GPC Memory Pack	w/comments		C500-MP303-EV1
CRT Interface Unit	For connecting GPC to CRT		3G2A5-GDI01-E
Cassette recorder connecting cable	1m		SCYPOR-PLG01

The state of the desired contract of the state of the sta

Optional Products

odel :	√; Name	Remarks	Model
-PRO23-E	Battery		3G2A5-BAT08
		For 38-pin block, special type	3G2A5-COV11
· · · ₩.'	I/O terminal block cover	For 38-pin block, standard type	3G2A5-COV12
		For 16-pin block, standard type	3G2A5-COV13
		For I/O connector protection	3G2A5-COV01
	Connector cover	For Link connector protection	3G2A5-COV02
		For IOC/IOIF connector protection	3G2A5-COV03
	Space Unit	For I/O Control Unit space	3G2A5-SP001
		For I/O Unit space	3G2A5-SP002

Commercially Available

Products

Name	Remarks		Model
Data recorder	100 VAC	PC-DR311	NEC
	100 VAC	MR-33DR	Sanyo
Printer	Interface board #8143 or #8145 is necessary.	SX-80T RX-80II FX-80 VX-80K VX-130K	Epson
		WX4731-1-01 FP5301R-1-01	Graphtec
X-Y platter	Paper exchangeable	MP1000-1-01 MP2000-51	
Floppy disk drive	5-inch, double-sided, double-density, double- track (2DD)	PC9831-4W	NEC .
	3.5-inch, double-sided, double-density, double- track (2DD)	PC9831-UW1 PC9831-UW2 PC9831-VW2	

Programming Devices

•Graphic Programming Console (GPC)

The GPC allows you to perform all the functions of the Programming Console as well as many additional ones. PC programs can be written in ladder diagram as well as mnemonic form. As the program is written it is displayed on the liquid crystal display making modifications quick and easy. Syntax checks may be performed on the programs before they are downloaded to the PC. Many other functions are available depending on the Memory Pack used with the GPC.

·FIT

FIT is an Omron computer with specially designed (FIT) software which will allow you to perform all of the functions that are available on the GPC. Moreover many of the functions that normally require the use of special peripheral units may be performed without them. With FIT, programs can be written (in ladder or mnemonic form), debugged, saved to floppy disks, or printed out.

·LSS

LSS is software that is designed for use with the IBM/AT (and some other computers) which will allow you to perform all the functions available on the FIT.

APPENDIX B Programming Console Operations

	1	Mode		Key Sequence		
Operation	Run Mon. Prog.			Key Sequence		
Data All Clear	NO	NO	YES	CLR - SLT - NOT - RIGHT - NOT - RIGHT - NOT - RIGHT -		
I/O Table Register	NO	NO	YES	CLR FUN SHIFT CH CHS 9 7 1 3 WRITE		
I/O Table Verify	YES	YES	YES	CLR ->- FUN ->- SHIFT CH VER ··· VER		
I/O Table Read	YES	YES	YES	CLR FUN SHET CH 10 - 31 10 - 71 MONTH		
I/O Table Transfer	NO	NO	YES	CLR + FUN + SHET CH + SHET EXT + B 7 1 2 + WATE		
Error Message Read	YES	YES	YES	CLR FUN MAKEN		
Setting Address	YES	YES	YES	GLR —► [Attm]		

		Mode		Key Sequence
Operation	Run	Mon.	Prog.	
Program Read	YES	YES	YES	Address displayed
Search	YES	YES	YES	CLH —— (Inervotor) —— SRCH
				CLR SHIFT GONT SECH SECH SECH SECH SECH SECH SECH SECH
Instruction Insert	NO	NO	YES	popular in [Instruction]
Instruction Delete	NO	NO	YES	currently DEL +
Program Check	NO	NO	YES	CLF To stort
Scan Time Read	YES	YES	NO	CLS → MINTE · · · · «SIMIR

		Mode		Key Sequence
Operation	Run	Mon.	Prog.	ney dequence
General Monitor	YES	YES	YES	CLR SILET CONT STORE (Magniture) V ADVIDED TO THE STORE (Magniture (Magniture) V ADVIDED TO THE STORE (Magniture) V ADVID
Channel Monitor (Binary)	YES	YES	YES	CLR SHIFT CH SHIFT CLR CLR Clever CLR
Forced Set/Reset	ОИ	YES	YES	Eq or Time/Conter SET SET SET SET SET
PV Change 1	NO	YES	YES	Channel or Time/CourierCHG(Chan]Wellow
PV Change 2	NO	YES	YES	Cherryd currently ————————————————————————————————————

Enderthe section of the section of the section of

		Mode		Key Sequence
Operation	Run	Mon.	Prog.	Key Sequence
SV Change 1	NO	YES	NO	Times/Counter CHG
Cassette Tape Write	NO	NO	YES	CLR EXT [File rito.] Swift recording with the Swift recording
Cassette Tape Read	NO	NO	YES	Weit for about 5 excends. (Cancel with the CLR key)
				CLR — In (File 116).] When fellowing. Start texture recorder playing. Walk for account 5 spectands. (Contract with the CLP key.)
Cassette Tape Verify	NO	NO	YES	CLR EXT [File risk] Smirt tope recorder VER
				(Cancel valle the CLR key.)

APPENDIX C Programming Instructions

Instruction	Symbol	Mnemonic	Operand
Load	 	LD B	B:
Load Not		LD NOT B	IR SR HR
And		AND B	LR TC
And Not		AND NOT B	
Or		OR B	
Or Not		OR NOT B	·
And Load		AND LD -	
Or Load		OR LD —	
Out	— <u>B</u>	OUT B	B: IR HR
Out Not	—Ø	OUT NOT B	TA LA
Timer	—(TIM)	TIM N SV	N: SV: TC IR SR HR
Counter	CP CNT R N SV	CNT N SV	" LR #

一個教養教養の強さるとないなどではなかないからまで

IR	\$R	HA	LR	TC	DM	#
0000 to 6002	6003 to 6307	0000 to 3115	0000 to 3115	000 to 127	000 to 511	0000 to 9999 or 0000 to FFFF

The second secon

Code	Symbol	Mnemonic	Function	Operand	
00	·	NOP(00) —			
01	END(01)	END(01) —	Ends the program		
02	IL(02)	1L(02) —	Causes program steps to be ignored and outputs cleared and timers reset depending on the result immediately before this instruction.		
03	ILC(03)	ILC(03) —	Clears IL.		
	JMP(04) JMP(05)	JMP(04) —	Causes all the program steps between this instruction and JME to be ignored,	N: 00 to 99	
04/05	JMP(04)	JMP(04) N	or executed, according to the result immediately before this instruction.		
ļ	JMP(05)	JME(05) N		<u>-</u>	
06	FAL(06)	FAL(06) N	Indicates an error that does not stop the CPU.	N: .01 to 99	
06	FAL(06)	FAL(06) 00	Clears FAL area.		
07	FALS(07)	FALS(07) N	Indicates an error that stops the CPU.	N: 01 to 99	
10	P SFT (10)	SFT(10) 8 — E	Shifts data in bit units.	B/E: IR HR LR	
11	St KEEP B	KEEP(11) B	Causes data bit to become latching.	B: IR HR LR	
12	DI CNTR N SV	CNTR(12) N SV	UP-DOWN (reversible) counter operation.	N: SV: TC IR HR LR #	

DO

0

Code	Symbol	Mnemonic	Function	Operands
13	DIFU(13)	DIFU(13) B	Causes the following instruction to operate for one scan time at the leading edge of the input signal.	B: IR HR LR
14	DIFD(14)	DIFD(14) B	Causes the following instruction to operate for one scan time at the trailing edge of the input signal.	B; IR HR LR
15	_TI_(TIMH)	TIMH(15) N SV	High-speed, ON-delay timer operation. Set value: 0.01 to 99.99 s	N: SV: TC IR SR HR LR #
16	WSFT(16) B E	WSFT(16) — B — E	Shifts data in Ch units.	B/E: IR HR LR DM *DM
20	CMP(20) C1 C2	CMP(20) — C1 — C2	Compares one channel's data, or a 4-digit constant, against another channel's data. Note: C1 and C2 cannot both be constants.	C1/C2: IA SR HR LR TC DM *DM #
21	MOV(21) S D	MOV(21 — S — D	Transfers channel data, or a 4-digit constant, to a specified channel.	S: D: IR IR SR HR HR LR LR DM
22	MVN(22) S D	MVN(22) — S — D	Inverts channel data, or a 4-digit constant, and transfers it to a specified channel.	TC *DM DM *DM *

IR	ŞR	HR	LR	TC	DM	#
0000 to 6002	6003 to 6307	0000 to 3115	0000 to 3115	000 to 127	000 სა 511	0000 to 9999 or 0000 to FFFF

and the second second second second

Code	Symbol	Mnemonic	Function	Operands	
23	BIN(23) S R	BIN(23) — S — R	Converts BCD data into binary data. S R (BCD) (BIN) x10° x16° x16° x16° x16° x16° x16° x16° x16	S: R: IR IR SR HR LR LR DM TC DM *DM	
24	BCD(24) S R	BCD(24) S R	Converts binary data into BCD data, S	S: R: IR SR HR LR DM TC DM *DM	
25	ASL(25)	ASL(25) — Ch	Shifts Ch data left. 15 00 CY Ch 0	Ch: IR HR LR DM DM	
26	ASR(26)	ASR(26) — Ch	Shifts Ch data right. 15 00 0 — Ch CY	Ch: IR HR LR DM *DM	
27	ROL(27) Ch	ROL(27) — Ch	Rotates Ch left, with carry.	Ch: IR HR LR DM *DM	

Code	Symbol	Mnemonic	Function	Operand
28		ROR(28) — Ch	0 —- Ch CY	Ch: IR HR LR DM DM
29	COM(29)	COM(29) — Ch	Inverts Ch data Ch Ch	Ch: IR HR LR DM *DM
30	ADD(30) Au Ad R	ADD(30) — Au — Ad — R	Performs BCD addition of one channel's data, or a 4-digit constant, and another channel's data. Au + Ad + CY -R CY	Au/Ad: R: IR IR SR HR HR LR LR DM TC DM DM DM DM
31	SUB(31) Mi Su R	SUB(31) — Mi — Su — R	Performs BCD subtraction of one channel's data, or a 4-digit constant, and another channel's data. Mi - Sv - CY R CY	MI/Su: R: IR IR IR IR HR LR LR LR DM TC *DM DM *DM
32	MUL(32) Md Mr	MUL(32) — Md — Mr — R	Performs BCD multiplication of one channel's data, or a 4-digit constant, and another channel's data. Md x Mr - R+1 R	Md/Mr: R: IR IR IR LR LR DM TC *DM *DM *DM #

IR	SR	HR	LR	TC	DM	#
0000 to 6002	6003 to 6307	0000 to 3115	0000 to 3115	000 to 127	000 to 511	0000 to 9999 or 0000 to FFFF

Code	Symbol	Mnemonic	Function	Operands	
33	DIV(33) Dd Dr R	DIV(39) — Dd — Dr — R	Performs BCD division of one channel's data, or a 4-digit constant, and another channel's data.	Dd/Dr: IR SR HR LR TC DM *DM #	R: IA HR LR DM *DM
34	ANDW(34) 11 12 R	ANDW(34) — — — — — — — — — — — — — — — — — — —	Performs a logical AND operation between two channel's data.	I1/I2: IR SR HR LR TC DM *DM #	R: IR HR LR DM *DM
35	ORW(35) 11 12 R	ORW(35) — — — — — — — — — — — — — — — — — — —	Performs a logical OR operation between two channel's data.	I1/I2: IR SR HR LR TC DM 'DM	R: IR HR LR DM DM
36	XORW(36) 11 12 R	XORW(36) — I1 — I2 — R	Performs a logical exclusive OR operation between two channel's data.	11/12; 1R SR HR LR TC DM *DM	R: IR HR LR DM *DM
37	XNRW(37) 11 12 R	XNRW(37) — 11 — 12 — R	Performs a logical exclusive OR NOT operation between two channel's data.	I1/I2: IR SR HR LR TC DM *DM	R: IR HR LR DM *OM

Code	Symbol	Mnemonic	Function	Operands
38	INC(38)	INC(38) — Ch	Increments a channel's data by 1.	Ch:
39	DEC(39)	DEC(39) — Ch	Decrements a channel's data by 1.	Ch: IR HR LR DM *DM
40	STC(40)	STC(40)	Sets the carry flag (Ch) to *1*.	_
41	CLC(41)	CLC(41) —	Resets the carry flag (Ch) to *0".	_ ·
70	XFER(70) N S D	XFER(70) — N — S — D	Moves the contents of several consecutive source channels to several consecutive destination channels. S D No. of Words S+n D+n	N: S: D: SR IR IR HR SR HR LR HR LR TC LR TC DM TC DM *DM DM *DM #

IR	SR	HR	LR	TC _	DM	#
0000 to 6002	6003 to 6307	0000 to 3115	0000 to 3115	000 ю 127	000 to 511	0000 to 9999 or 0000 to FFFF


Code	Symbol	Mnemonic	Function	Operands
71	BSET(71) S B E	BSET(71) — S — B — E	Sets the same data to the specified consecutive channels. S: Number of channels	S: B/E: IR IR SR HR HR LR TC TC DM DM *DM *DM
72	ROOT(72) Sq R	HOOT(72) — Sq — R	Computes 8-digit BCD square root. Sq Sq	Sq: R: IR IR HR LR LR HR TC DM DM DM
73	——————————————————————————————————————	XCHG(73) — E1 — E2	Exchanges data between channels. E1 ↔ E2	E1/E2: IR HR LR DM *DM
74	SLD(74) B E	SLD(74) — B — E	Shifts Ch data left in digit units (4 bits). B B+1	B/E: IR HR LR DM *DM

Code	Symbol	Mnemonic	Function	Operands	
75	SRD(75) B E	SRD(75) — B — E	Shifts Ch data right in digit units (4 bits). B B+1	B/E: IR HR LR TC DM *DM	
76	MLPX(76) S Di RB	MLPX(76) — S — Di — RB	Decodes 1-digit (4-bit) data into a bit position. S 3 2 1 0 0 - F	S: Di/RB IR IR SR HR HR LR TC TC DM DM *DM *DM	\$ =
77	DMPX(77) SB R Di	DMPX(77)	Encodes the position of the highest bit that is ON into 1-digit (4-bit) data.	SB: R/Di: IR IR SR HR LR TC DM DM *DM *DM	
78	SDEC(78) S Di DB	SDEC(78) — S — Di — DB	Decodes 1-digit (4 bits) of Ch data into data for 7-segment display.	S: Di/DE IR IR SR HR HR LR TC TC DM DM 'DM 'DM	3:

I	IA.	SR	HR	LR	TC	DM	#
	0000 to 6002	6003 to 6307	0000 to 3115	0000 to 3115	000 to 127	000 to 511	0000 to 9999 or 0000 to FFFF

Code	Symbol	Mnemonic	Function	Operands
79	FDIV(79) Dd Dr R	FDIV(79) — Dd — Dr — R	Performs floating point division between two 7-digit BCD data. Dd + 1 Dd Dr + 1 Dr R + 1 R	Dd/Dr: R: IR IR HR HR LR LR TC TC DM DM 'DM 'DM
80	DIST(80) S DBs Of	DIST(80) — S DBs — Of	Transfers 16-bit data to a channel with address given by base plus offset. S Base (DBs) Offset (Of) (S) (DBs + Of)	S: DBs/Of: IR IR SR HR HR LR TC TC DM DM *DM *DM #
8 1	COLL(81) SBs Of D	COLL(81) — SBs — Of — D	Extracts 16-bit data from a channel with address given by base plus offset and transfers the data to the specified channel. Base (DBs) (SBs + Of) - (D)	SBs: Of/D: IR IR SR HR HR LR TC TC DM DM *DM *DM *DM

での情報 一番 アラー・ しなの時間が開き



Code	Symbol	Mnemonic	Function	Operands
87	WRIT(87) N S D	WRIT(87) — — N — S — D	Writes N Chs of data to an Intelligent I/O Unit through D. S D S+1 S+n	N/S: D: IR VO SR channel HR only LR TC DM *DM
88	READ(88) N S D	READ(88) — — N — S — D	Reads N Chs of Data from an Intelligent I/O Unit through S. DB S D+1 D+n	N: S: IR I/O HR channel LR only TC DM D: *DM IR # HR LR TC DM *DM *DM
90	SEND(90) S D C	SEND(90) — S — D — C	Transfers data of C channels from Ch S to Ch D of node no. N and those that follow. Source Node No. S D S+1 D+1	S: D/C: IR IR SR HR HR LR TC TC DM DM *DM *DM
94	WDT(94)	WDT(94) N	Refreshes the watchdog timer the specified number of times.	N: 0 to 99

Code	Symbol	Mnemonic	Function	Operands
97	IORF(97) B E	ORF(97) — B — E	Refreshes the specified I/O channels.	B/E: 00 to 31
98	RECV(98) S D C	RECV(98) — S — D — C	Transfers data of C channels from Ch S of node no. N to Ch D and those that follow. Node No. Source S D S+1 D+1 S+n-1 D+n-1	S: D/C: IR IR SR HR HR LR TC TC DM DM *DM 'DM

18	SR	HR	LR	TC	DM	#
0000 to 6002	6003 to 6307	0000 to 3115	0000 to 3115	000 to 127	000 to 511	0000 to 9999 or 0000 to FFFF

APPENDIX D

Inspection

Maintenance

Regular inspections and appropriate maintenance of the control devices are essential to ensure the full life of your PC, and the trouble-free operation of your controlled system. Safety measures to protect the system and to minimize system downtime in the event of a failure must also be taken.

Inspection Items

If any of the following items are found to be outside the criteria shown in the tables, the necessary corrections should be made so that the criteria are met.

Power Supply

Supply voltage fluctuation	Power supply rated at 100 to120VAC: 85 to 132VAC Power supply rated at 200 to 240VAC: 170 to 264VAC Power supply rated at 24 VDC: 20.4 to 26.4VDC (measured at power terminal block using voltmeter)
VO supply voltage fluctuation	Must conform to I/O specifications
Battery	10.2 to 13.2VDC
Battery life	5 years (at 25°C)

Environmental Conditions

Ambient temperature in control panel	0°C to 55°C
Humidity	35 to 85% RH without condensation. Must be relatively dust-free

Mounting

All Racks and I/O Units firmly secured?	Mounting screws must not be loose.
Expansion I/O cables securely inserted in connectors?	Cables must not be loose.
Terminals for external wiring firmly secured?	Screws must not be loose.
Any breakage in external wiring?	Must be free from visible abnormality.

Semiconductor elements are employed as main components of the PC. Because they are subject to deterioration under severe environmental conditions, these components should be inspected periodically. The standard inspection cycle is 6 months to 1 year.

When a Possibly-Defective Unit is Found -

Check first for a poor contact. Remove the Unit, and wipe the connector pins with a clean cotton cloth moistened with industrial alcohol. Make certain that there is no cloth debris remaining on the connector, and remount the Unit.

Inspection Appendix D

If the Unit Itself Is

Defective -

Turn the power off before replacing the Unit, and confirm the operation of the

new Unit.

When returning a defective Unit to Omron, enclose a written description of the

problem.

Maintenance Tools

and Testers

Screwdrivers (phillips and standard)

VOM or digital voltmeter

Industrial alcohol and cotton cloth

Troubleshooting Tools

and Testers

Oscilloscope

Pen-recording oscilloscope

Thermometer Hygrometer

Note: To ensure continuous operation in the event of failure, it is recom-

mended to keep at least one spare I/O Unit on hand.

Index

	·
<u>A</u>	instructions 161
ADD 162, 249	cassette tape storage
ANDW 175, 250	error messages 225
arithmetic operation flag (see SR area)	operations 61
ASL 120, 248	CLC 161, 251
ASR 121, 248	clock pulse flags (see SR area)
	CLR key 22
В	CMP 143, 247
backup (see cassette tape, operations)	flags affected 79
basic instructions 90	CNT 106, 245
AND 6, 245	CNTR 108, 246
differentiators 99	coil (see relay circuits, coil)
END 6, 246	COLL 136, 254
interlock 91	COM 174, 249
jump and jump end 95	comparison instructions
latching relay 97	channel compare (CMP) 143
LD 6	table compare (TCMP) 145
NOT 6	contact (see relay circuits, contact)
OR 6, 245	conversion instructions
OUT 6, 245	16-to-4 encoder (DMPX) 154
battery alarm flag (see SR area)	4-to-16 decoder (MLPX) 152
BCD 150, 248	7-segment decoder (SDEC) 156
BIN 148, 248	BCD to binary (BIN) 148
bits 1	binary to BCD (BCD) 150
address of 3	counter instructions
work bits 3	application examples 111
BSET 130, 252	counter (CNT) 106
	reversible counter (CNTR) 108
C	_
cables	<u>D</u>
crystal optical fiber 235	data areas
plastic-clad optical fiber 235	general 69
calculation instructions	types and usage 70
add (ADD) 162	data memory (DM area) 86
clear carry (CLC) 161	data modification
,	BCD data 57
decrement (DEC) 160 divide (DIV) 168	binary data 58
floating point divide (FDIV) 170	force set/reset 55
	operation 55
increment (INC) 159	timers/counters 57
multiply (MUL) 166	data retention flag (see SR area)
set carry (STC) 161	DEC 160, 251
square root (ROOT) 172	defective Unit, replacement 260
subtract (SUB) 164	delay circuit 112
carry flag (see SR area)	*

DIFU, DIFD 99, 247	general 69
DIST 134, 254	input bit usage 73
DIV 168, 250	output bit usage 73
DM area 86	I/O response time 213
DMPX 154, 253	general 203
Durnmy I/O Unit 74	I/O scan time error flag (see SR area)
	I/O table
E	reading 30
r 	registration 28
environmental conditions 259	transferring 33
equal flag (see SR area)	verifying 29
error flag (see SR area)	I/O Units
error light 215	mounting location of 74
error messages 215	slot reservation for 75
errors	I/O verify error flag (see SR area)
cassette tape 225	IL and ILC 91, 246
program 224	INC 159, 251
program input 224	indirect addressing 86
reading and clearing messages 217	input/output requirements
system 220	assigning bits 3
execution time (see instructions, execution time)	inspection of components 259
	instructions
<u>F</u>	BCD calculation (see calculation instructions)
failure codes, system 221, 223	counter (see counter instructions)
FAL 184, 215, 246	data areas for 89
FAL output area (see SR area)	data comparison (see comparison instructions)
FALS 184, 215, 246	data conversion (see conversion instructions)
FDIV 170, 254	data movement (see movement instructions)
first scan flag (see SR area)	data shifting (see shifting instructions)
FIT (Omron host computer) 239	execution time for 210
flicker circuit (example) 113	flags for 89
FUN key 22	general information on 89
,	intelligent I/O (see intelligent I/O instructions)
G - H	logic (see logic instructions)
	special (see special instructions)
Graphic Programming Console (GPC) 239	SYSNET (see SYSNET instructions)
greater than flag (see SR area)	timer (see timer instructions)
Host Link error flags (see SR area)	intelligent I/O instructions
Host Link restart flags (see SR area)	read (READ) 192
HR area 83	write (WRIT) 189
_	IORF 187, 257
l <u>l</u> .	IR area 71
I/O bits	1_1
addresses 69	<u>U - L</u>
available bits 71	JMP and JME 95, 246

神神の形であって

KEEP 97, 246 key sequences (see Programming Console, key sequences) keyboard (Programming Console) 22 ladder diagrams converting to mnemonic code 4 symbols for 4 LD 245 LD NOT 245 less than flag (see SR area) load off control (see SR area) logic instructions complement (COM) 174 logical AND (ANDW) 175 logical OR (ORW) 177 logical XNOR (XNRW) 181 logical XOR (XORW) 179 LR area 85 LSS (Ladder Support Software) 239 М maintenance guidelines 259 semiconductor elements 259 tools and testers 260 memory, clearing 26 message display language selection 24 MLPX 152, 253 mode monitor 24 program 24 run 23 mode, setting 23 monitoring of a single channel in binary 53 of general status 48 of timers/counters 48 operation overview 48 MOV 128, 247 MOVB 138, 255 MOVD 140, 255 movement instructions bit move (MOVB) 138

block set (BSET) 130
block transfer (XFER) 131
data collection (COLL) 136
data exchange (XCHG) 133
digit move (MOVD) 140
move (MOV) 128
move inverted (MVN) 128
single channel distribution (DIST) 134
MUL 166, 249
MVN 128, 247

<u>N - O</u>

network service board, settings 197
network service unit 197
NOP 246
one shot timer (circuit example) 112
optical fiber cables (see cables, optical fiber)
ORW 177, 250
output inhibitor indicator 78
output points 2

P

password entry 25 PC Link system error flags (see SR area, special I/O flags) restart flags (see SR area, special I/O flags) PC terminology 1 point 1 power interruption, data areas saved 70 power supply, tolerances 259 program addresses 4 program data restoring from tape 64 saving to tape 62 verifying stored data 66 program memory area 87 programming 35 assessing the control task 2 assigning bits 3 checking program syntax 44 deleting instructions 42 drawing the ladder diagram 4 examples 13

input/output requirements 2	Remote I/O Master Units
inserting instructions 40	I/O Table Read display 32
preparation for 25	Remote I/O Slave Units
reading error messages 47	I/O Table Read display 32
reading program data 35	ROL 122, 248
reading scan time 46	ROOT 172, 252
searching for bits 39	ROR 123, 249
searching for instructions 37	•
setting addresses 4, 35	<u>S</u>
simplifying complicated circuits 16	scan time
techniques 10	affecting system reliability 203
Programming Console 21	calculation 205
key sequences	
Cassette Tape Read 244	with I/O Units only 206
Cassette Tape Verify 244	with I/O Units, Remote I/O Units, PC Link
Cassette Tape Write 244	Units, and Host Link Units, and PC Link Units
Channel Monitor (Binary) 243	208
Data All Clear 241	general 203
Error Message Read 241	SDEC 156, 253 SEND 195, 256
Forced Sel/Reset 243	SFT 115, 246
General Monitor 243	
I/O Table Read 241	SFTR 117, 255
I/O Table Register 241	shifting instructions
I/O Table Transfer 241	channel left shift (WSFT) 126
I/O Table Verify 241	digit left shift (SLD) 124
Instruction Delete 242	digit right shift (SRD) 125
Instruction Insert 242	left rotate (ROL) 122
Program Check 242	left shift (ASL) 120
Program Read 242	register shift (SFT) 115
PV Change 1 243	reversible register shift (SFTR) 117
PV Change 2 243	right rotate (AOR) 123
Scan Time Read 242	right shift (ASR) 121
Search 242	SLD 124, 252
Setting Address 241	special I/O flags (see SR area)
SV Change 1 244	special instructions
	alarm (fatal) (FALS) 184
R	alarm (non-fatal) (FAL) 184
	I/O refresh (IORF) 187
READ 192, 256	watchdog timer (WDT) 186
RECV 197, 257	SR area
relay circuits 1	arithmetic operation flag 79
coil 1	battery alarm flag 78
contact 1	carry flag 79
terminology 1	clock pulse flags 80
Remote I/O error (lags (see SR area)	data retention flag 77

equal flag 79
FAL output area 78
first scan flag 78
flag table 76
greater than flag 79
I/O verify error flag 78
instruction execution error flag 79
less than flag 79
load off flag 78
scan time error flag 78
special I/O flags 81
Host Link error flags 82
Host Link restart flags 82
PC Link restart (lags 81
PC Link system error flags 81
Remote I/O error flags 81
SYSNET error and run flags 82
SRD 125, 253
standard model numbers
cables 234
CPU and associated Units 229
Dummy I/O Unit 231
Expansion I/O Backplane 230
I/O Units 231
Link Units and Remote I/O Units 233
non-Omron products 238
optional products 238
peripheral devices 237
SYSBUS components 236
STC 161, 251
SUB 164, 249
SYSNET error and run flags (see SR area)
SYSNET instructions
operation of 199
programming example 200
receive (RECV) 197
send (SEND) 195
system failure codes 221, 223
system flags (see SR area, flag table)
I

TC area 86 TCMP 145, 255

temporary relay, TR 93

TIM 102, 245 timer instructions application examples 110 high-speed timer (TIMH) 104 timer (TIM) 102 timers/counters application examples 110 assigning numbers 3 instructions 101 monitoring 48 PV modification 57 SV modification 60 TC area 86 TIMH 104, 247 TR area 84 troubleshooting 215 **CPU 226** Input Units 226 Output Units 227 tools and testers 260

<u>W - Z</u>

warning light 215
watchdog timer
operation 205
setting 186
WDT 186, 256
work bits 70
WRIT 189, 256
WSFT 126, 247
XCHG 133, 252
XFER 131, 251
XNRW 181, 250
XORW 179, 250